sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Sync addw2 devicetree with oryp6

Browse Source 
Change-Id: Id32845c96479ce124a6bb55c2434e78e6f96b519
This commit is contained in:
Jeremy Soller
2020-08-06 08:24:46 -06:00
parent 599ca05c8c
commit 011439cb91
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
src/mainboard/system76/addw2/devicetree.cb
View File

@@ -14,7 +14,7 @@ chip soc/intel/cannonlake
register "SendVrMbxCmd" = "2" register "SendVrMbxCmd" = "2"
# ACPI (soc/intel/cannonlake/acpi.c) # ACPI (soc/intel/cannonlake/acpi.c)
# Enable s0ix # Disable s0ix
register "s0ix_enable" = "0" register "s0ix_enable" = "0"
# PM Timer Enabled # PM Timer Enabled
@@ -46,7 +46,7 @@ chip soc/intel/cannonlake
# Serial I/O # Serial I/O
register "SerialIoDevMode" = "{ register "SerialIoDevMode" = "{
[PchSerialIoIndexI2C0] = PchSerialIoPci, // Touchpad I2C bus [PchSerialIoIndexI2C0] = PchSerialIoPci, // Touchpad I2C bus
[PchSerialIoIndexI2C1] = PchSerialIoPci, // USB-C and Thunderbolt [PchSerialIoIndexI2C1] = PchSerialIoDisabled,
[PchSerialIoIndexI2C2] = PchSerialIoDisabled, [PchSerialIoIndexI2C2] = PchSerialIoDisabled,
[PchSerialIoIndexI2C3] = PchSerialIoDisabled, [PchSerialIoIndexI2C3] = PchSerialIoDisabled,
[PchSerialIoIndexI2C4] = PchSerialIoDisabled, [PchSerialIoIndexI2C4] = PchSerialIoDisabled,
@@ -84,8 +84,8 @@ chip soc/intel/cannonlake
# Audio # Audio
register "PchHdaDspEnable" = "0" register "PchHdaDspEnable" = "0"
register "PchHdaAudioLinkHda" = "1" register "PchHdaAudioLinkHda" = "1"
register "PchHdaAudioLinkDmic0" = "1" register "PchHdaAudioLinkDmic0" = "0"
register "PchHdaAudioLinkDmic1" = "1" register "PchHdaAudioLinkDmic1" = "0"
register "PchHdaAudioLinkSsp0" = "0" register "PchHdaAudioLinkSsp0" = "0"
register "PchHdaAudioLinkSsp1" = "0" register "PchHdaAudioLinkSsp1" = "0"
register "PchHdaAudioLinkSsp2" = "0" register "PchHdaAudioLinkSsp2" = "0"
@@ -269,7 +269,7 @@ chip soc/intel/cannonlake
device i2c 2c on end device i2c 2c on end
end end
end # I2C #0 end # I2C #0
device pci 15.1 on end # I2C #1 device pci 15.1 off end # I2C #1
device pci 15.2 off end # I2C #2 device pci 15.2 off end # I2C #2
device pci 15.3 off end # I2C #3 device pci 15.3 off end # I2C #3
device pci 16.0 off end # Management Engine Interface 1 device pci 16.0 off end # Management Engine Interface 1