mb/google/brya/var/kinox: Modify ddi_ports_config
Modify ddi_ports_config based on schematic Kinox_SCH_20220602.pdf. DDI_PORT_A = DP DDI_PORT_B = HDMI DDI_PORT_1 = Type-C DP DDI_PORT_2 = DP or HDMI BUG=b:233338341 TEST=Boot to Chrome OS and check all display port working Signed-off-by: Dtrain Hsu <dtrain_hsu@compal.corp-partner.google.com> Change-Id: Ib2dbb34af1f85585b77638710d3799520c3f016f Reviewed-on: https://review.coreboot.org/c/coreboot/+/65336 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Ricky Chang <rickytlchang@google.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
@@ -56,6 +56,13 @@ chip soc/intel/alderlake
|
|||||||
[PchSerialIoIndexGSPI1] = PchSerialIoDisabled,
|
[PchSerialIoIndexGSPI1] = PchSerialIoDisabled,
|
||||||
}"
|
}"
|
||||||
|
|
||||||
|
register "ddi_ports_config" = "{
|
||||||
|
[DDI_PORT_A] = DDI_ENABLE_HPD,
|
||||||
|
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
|
||||||
|
[DDI_PORT_1] = DDI_ENABLE_HPD,
|
||||||
|
[DDI_PORT_2] = DDI_ENABLE_HPD | DDI_ENABLE_DDC
|
||||||
|
}"
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
device ref dtt on
|
device ref dtt on
|
||||||
chip drivers/intel/dptf
|
chip drivers/intel/dptf
|
||||||
|
Reference in New Issue
Block a user