sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/i82371eb: Get rid of device_t

Browse Source 
Use of device_t has been abandoned in ramstage.

Change-Id: Ie366a49045940747eb5cc1e38316cce31c5774cb
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/26251
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
This commit is contained in:
Elyes HAOUAS 2018-05-13 13:25:13 +02:00 committed by Martin Roth
parent 6f7e8dee58
commit 07e77f13d4
4 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/southbridge/intel/i82371eb/acpi_tables.c
View File

@ -26,7 +26,7 @@
static int determine_total_number_of_cores(void) static int determine_total_number_of_cores(void)
{ {
device_t cpu; struct device *cpu;
int count = 0; int count = 0;
for (cpu = all_devices; cpu; cpu = cpu->next) { for (cpu = all_devices; cpu; cpu = cpu->next) {
if ((cpu->path.type != DEVICE_PATH_APIC) || if ((cpu->path.type != DEVICE_PATH_APIC) ||
@ -41,7 +41,7 @@ static int determine_total_number_of_cores(void)
return count; return count;
} }
void generate_cpu_entries(device_t device) void generate_cpu_entries(struct device *device)
{ {
int cpu, pcontrol_blk=DEFAULT_PMBASE+PCNTRL, plen=6; int cpu, pcontrol_blk=DEFAULT_PMBASE+PCNTRL, plen=6;
int numcpus = determine_total_number_of_cores(); int numcpus = determine_total_number_of_cores();

2
src/southbridge/intel/i82371eb/fadt.c
View File

@ -31,7 +31,7 @@
void acpi_create_fadt(acpi_fadt_t *fadt, acpi_facs_t *facs, void *dsdt) void acpi_create_fadt(acpi_fadt_t *fadt, acpi_facs_t *facs, void *dsdt)
{ {
acpi_header_t *header = &(fadt->header); acpi_header_t *header = &(fadt->header);
device_t dev; struct device *dev;
/* Power management controller */ /* Power management controller */
dev = dev_find_device(PCI_VENDOR_ID_INTEL, dev = dev_find_device(PCI_VENDOR_ID_INTEL,

2
src/southbridge/intel/i82371eb/i82371eb.h
View File

@ -23,7 +23,7 @@
#include <device/device.h> #include <device/device.h>
#include "chip.h" #include "chip.h"
void i82371eb_enable(device_t dev); void i82371eb_enable(struct device *dev);
void i82371eb_hard_reset(void); void i82371eb_hard_reset(void);
#else #else
void enable_smbus(void); void enable_smbus(void);

4
src/southbridge/intel/i82371eb/isa.c
View File

@ -36,7 +36,7 @@ static void enable_intel_82093aa_ioapic(void)
u8 ioapic_id = 2; u8 ioapic_id = 2;
volatile u32 *ioapic_index = (volatile u32 *)(IO_APIC_ADDR); volatile u32 *ioapic_index = (volatile u32 *)(IO_APIC_ADDR);
volatile u32 *ioapic_data = (volatile u32 *)(IO_APIC_ADDR + 0x10); volatile u32 *ioapic_data = (volatile u32 *)(IO_APIC_ADDR + 0x10);
device_t dev; struct device *dev;
dev = dev_find_device(PCI_VENDOR_ID_INTEL, dev = dev_find_device(PCI_VENDOR_ID_INTEL,
PCI_DEVICE_ID_INTEL_82371AB_ISA, 0); PCI_DEVICE_ID_INTEL_82371AB_ISA, 0);
@ -125,7 +125,7 @@ static void sb_read_resources(struct device *dev)
} }
#if IS_ENABLED(CONFIG_HAVE_ACPI_TABLES) #if IS_ENABLED(CONFIG_HAVE_ACPI_TABLES)
static void southbridge_acpi_fill_ssdt_generator(device_t device) static void southbridge_acpi_fill_ssdt_generator(struct device *device)
{ {
acpigen_write_mainboard_resources("\\_SB.PCI0.MBRS", "_CRS"); acpigen_write_mainboard_resources("\\_SB.PCI0.MBRS", "_CRS");
generate_cpu_entries(device); generate_cpu_entries(device);