sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

northbridge/intel/e7505/raminit.c: Silence warn of unused func

Browse Source 
Spotted by Clang.

Change-Id: Iec34a23d0cf193ca6a4af0407b0763bf77ea03b3
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/5845
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
Edward O'Callaghan 2014-05-25 06:33:29 +10:00 committed by Kyösti Mälkki
parent 636cd61346
commit 08280cb99b
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/northbridge/intel/e7505/raminit.c
View File

@ -104,6 +104,7 @@ static const uint32_t refresh_rate_map[] = {
#define MAX_SPD_REFRESH_RATE ((sizeof(refresh_rate_map) / sizeof(uint32_t)) - 1) #define MAX_SPD_REFRESH_RATE ((sizeof(refresh_rate_map) / sizeof(uint32_t)) - 1)
#ifdef VALIDATE_DIMM_COMPATIBILITY
// SPD parameters that must match for dual-channel operation // SPD parameters that must match for dual-channel operation
static const uint8_t dual_channel_parameters[] = { static const uint8_t dual_channel_parameters[] = {
SPD_MEMORY_TYPE, SPD_MEMORY_TYPE,
@ -114,6 +115,7 @@ static const uint8_t dual_channel_parameters[] = {
SPD_PRIMARY_SDRAM_WIDTH, SPD_PRIMARY_SDRAM_WIDTH,
SPD_NUM_BANKS_PER_SDRAM SPD_NUM_BANKS_PER_SDRAM
}; };
#endif /* VALIDATE_DIMM_COMPATIBILITY */
/* Comments here are remains of e7501 or even 855PM. /* Comments here are remains of e7501 or even 855PM.
* They might be partially (in)correct for e7505. * They might be partially (in)correct for e7505.
@ -623,7 +625,7 @@ static uint8_t spd_get_supported_dimms(const struct mem_controller *ctrl)
break; break;
} }
} }
#endif #endif /* VALIDATE_DIMM_COMPATIBILITY */
// Code around ROMCC bug in optimization of "if" statements // Code around ROMCC bug in optimization of "if" statements
#ifdef ROMCC_IF_BUG_FIXED #ifdef ROMCC_IF_BUG_FIXED