sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

src/acpi to src/lib: Fix spelling errors

Browse Source 
These issues were found and fixed by codespell, a useful tool for
finding spelling errors.

Signed-off-by: Martin Roth <martin@coreboot.org>
Change-Id: I5b8ecdfe75d99028fee820a2034466a8ad1c5e63
Reviewed-on: https://review.coreboot.org/c/coreboot/+/58080
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Martin Roth
2021-10-01 14:28:22 -06:00
committed by Martin Roth
parent 6c3ece9c9e
commit 0949e73906
52 changed files with 68 additions and 68 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/drivers/amd/agesa/cache_as_ram.S
View File

@@ -5,7 +5,7 @@
*
* $Workfile:: cache_as_ram.S
*
* Description: cache_as_ram.S - AGESA Module Entry Point for GCC complier
* Description: cache_as_ram.S - AGESA Module Entry Point for GCC compiler
*
******************************************************************************
*/

2
src/drivers/crb/tpm.c
View File

@@ -6,7 +6,7 @@
*
* TPM starts in IDLE Mode
*
* IDLE --> READY --> Command Receiption
* IDLE --> READY --> Command Reception
* ^ |
* | v
-- Cmd Complete <-- Command Execution

2
src/drivers/generic/gpio_keys/chip.h
View File

@@ -81,7 +81,7 @@ struct drivers_generic_gpio_keys_config {
struct acpi_gpio gpio;
/* Is this a polled GPIO button? - Optional */
bool is_polled;
/* Poll inverval - Mandatory only if GPIO is polled. */
/* Poll interval - Mandatory only if GPIO is polled. */
uint32_t poll_interval;
/* Details about the key - Mandatory */
struct key_info key;

2
src/drivers/i2c/lm96000/chip.h
View File

@@ -90,7 +90,7 @@ struct lm96000_temp_zone {
enum {
/* turn fan off below `low_temp - hysteresis` */
LM96000_LOW_TEMP_OFF = 0,
/* keep PWM at mininum duty cycle */
/* keep PWM at minimum duty cycle */
LM96000_LOW_TEMP_MIN = 1,
} min_off;
u8 hysteresis;

2
src/drivers/i2c/nct7802y/chip.h
View File

@@ -37,7 +37,7 @@ enum nct7802y_fan_mode {
enum nct7802y_fan_smartmode {
SMART_FAN_DUTY = 0, /* Target values given in duty cycle %. */
SMART_FAN_RPM, /* Target valuse given in RPM. */
SMART_FAN_RPM, /* Target values given in RPM. */
};
enum nct7802y_fan_speed {

2
src/drivers/i2c/tpm/cr50.c
View File

@@ -3,7 +3,7 @@
/* Based on Linux Kernel TPM driver */
/*
* cr50 is a TPM 2.0 capable device that requries special
* cr50 is a TPM 2.0 capable device that requires special
* handling for the I2C interface.
*
* - Use an interrupt for transaction status instead of hardcoded delays

2
src/drivers/i2c/tpm/tpm.c
View File

@@ -35,7 +35,7 @@
/* max. number of iterations after I2C NAK for 'long' commands
* we need this especially for sending TPM_READY, since the cleanup after the
* transtion to the ready state may take some time, but it is unpredictable
* transition to the ready state may take some time, but it is unpredictable
* how long it will take.
*/
#define MAX_COUNT_LONG 50

2
src/drivers/i2c/ww_ring/ww_ring_programs.c
View File

@@ -91,7 +91,7 @@ static const TiLp55231Program solid_000000_program = {
*
* When solid patterns are deployed with instanteneous color intensity
* changes, all three LEDs can be controlled by one engine in sequential
* accesses. But the controllers still neeed to be synchronized.
* accesses. But the controllers still need to be synchronized.
*
* The maximum timer duration of lp55231 is .48 seconds. To achieve longer
* blinking intervals the loops delays are deployed. Only the first controller

4
src/drivers/i2c/ww_ring/ww_ring_programs.h
View File

@@ -21,7 +21,7 @@
#include <stdint.h>
#include "drivers/i2c/ww_ring/ww_ring.h"
/* There are threee independent engines/cores in the controller. */
/* There are three independent engines/cores in the controller. */
#define LP55231_NUM_OF_ENGINES 3
/* Number of lp55321 controllers on the ring */
@@ -29,7 +29,7 @@
/*
* Structure to describe an lp55231 program: pointer to the text of the
* program, its size and load address (load addr + size sould not exceed
* program, its size and load address (load addr + size should not exceed
* LP55231_MAX_PROG_SIZE), and start addresses for all of the three
* engines.
*/

2
src/drivers/ipmi/ipmi_fru.c
View File

@@ -525,7 +525,7 @@ void print_fru_areas(struct fru_info_str *fru_info_str)
if (prod_info.product_name != NULL)
printk(BIOS_DEBUG, "product name: %s\n", prod_info.product_name);
if (prod_info.product_partnumber != NULL)
printk(BIOS_DEBUG, "product part numer: %s\n", prod_info.product_partnumber);
printk(BIOS_DEBUG, "product part number: %s\n", prod_info.product_partnumber);
if (prod_info.product_version != NULL)
printk(BIOS_DEBUG, "product version: %s\n", prod_info.product_version);
if (prod_info.serial_number != NULL)

2
src/drivers/ipmi/supermicro_oem.c
View File

@@ -26,7 +26,7 @@ static void set_coreboot_ver(const uint16_t kcs_port)
int ret;
size_t i;
/* Only 8 charactars are visible in UI. Cut of on first dash */
/* Only 8 characters are visible in UI. Cut of on first dash */
for (i = 0; i < 15; i++) {
if (coreboot_ver[i] == '-')
break;

2
src/drivers/net/Kconfig
View File

@@ -33,7 +33,7 @@ config RT8168_SET_LED_MODE
select REALTEK_8168_RESET
help
This is to set a customized LED mode to distinguish 10/100/1000
link and speed status with limited LEDs avaiable on a board.
link and speed status with limited LEDs available on a board.
Please refer to RTL811x datasheet section 7.2 Customizable LED
Configuration for details. With this flag enabled, the
customized_leds variable will be read from devicetree setting.

2
src/drivers/net/atl1e.c
View File

@@ -127,7 +127,7 @@ static void atl1e_init(struct device *dev)
/* Check if the base is invalid */
if (!mem_base) {
printk(BIOS_ERR, "atl1e: Error cant find MEM resource\n");
printk(BIOS_ERR, "atl1e: Error can't find MEM resource\n");
return;
}
/* Enable but do not set bus master */

2
src/drivers/net/r8168.c
View File

@@ -280,7 +280,7 @@ static void r8168_init(struct device *dev)
/* Check if the base is invalid */
if (!io_base) {
printk(BIOS_ERR, "r8168: Error cant find IO resource\n");
printk(BIOS_ERR, "r8168: Error can't find IO resource\n");
return;
}
/* Enable but do not set bus master */

4
src/drivers/spi/spi_sdcard.c
View File

@@ -683,7 +683,7 @@ int spi_sdcard_single_write(const struct spi_sdcard *card,
spi_sdcard_sendbyte(card, 0xff & (c >> 8));
spi_sdcard_sendbyte(card, 0xff & (c >> 0));
/* recevie and verify data response token */
/* receive and verify data response token */
c = spi_sdcard_recvbyte(card);
if ((c & CT_RESPONSE_MASK) != CT_RESPONSE_ACCEPTED) {
spi_sdcard_disable_cs(card);
@@ -742,7 +742,7 @@ int spi_sdcard_multiple_write(const struct spi_sdcard *card,
spi_sdcard_sendbyte(card, 0xff & (c >> 8));
spi_sdcard_sendbyte(card, 0xff & (c >> 0));
/* recevie and verify data response token */
/* receive and verify data response token */
c = spi_sdcard_recvbyte(card);
if ((c & CT_RESPONSE_MASK) != CT_RESPONSE_ACCEPTED)
break;

6
src/drivers/spi/tpm/tpm.c
View File

@@ -3,7 +3,7 @@
*
* It assumes that the required SPI interface has been initialized before the
* driver is started. A 'sruct spi_slave' pointer passed at initialization is
* used to direct traffic to the correct SPI interface. This dirver does not
* used to direct traffic to the correct SPI interface. This driver does not
* provide a way to instantiate multiple TPM devices. Also, to keep things
* simple, the driver unconditionally uses of TPM locality zero.
*
@@ -159,7 +159,7 @@ static int start_transaction(int read_write, size_t bytes, unsigned int addr)
/*
* The first byte of the frame header encodes the transaction type
* (read or write) and transfer size (set to lentgh - 1), limited to
* (read or write) and transfer size (set to length - 1), limited to
* 64 bytes.
*/
header.body[0] = (read_write ? 0x80 : 0) | 0x40 | (bytes - 1);
@@ -188,7 +188,7 @@ static int start_transaction(int read_write, size_t bytes, unsigned int addr)
* the last clock of the byte) is set to 1.
*
* Due to some SPI controllers' shortcomings (Rockchip comes to
* mind...) we trasmit the 4 byte header without checking the byte
* mind...) we transmit the 4 byte header without checking the byte
* transmitted by the TPM during the transaction's last byte.
*
* We know that cr50 is guaranteed to set the flow control bit to 0