sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/siemens/mc_ehl2: Enable PCI devices

Browse Source 
Correct the remaining PCI devices, differing from the ehl1 mainboard.

Change-Id: I8112fa5ea86e879741061798530150701b759156
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/58294
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
This commit is contained in:
Mario Scheithauer
2021-08-25 10:38:34 +02:00
committed by Felix Held
parent f343ed42eb
commit 0c3aaba956
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
View File

@@ -161,7 +161,7 @@ chip soc/intel/elkhartlake
device pci 11.6 off end # Intel PSE IS20 device pci 11.6 off end # Intel PSE IS20
device pci 11.7 off end # Intel PSE IS21 device pci 11.7 off end # Intel PSE IS21
device pci 12.0 off end # GSPI2 device pci 12.0 on end # GSPI2
device pci 12.3 on end # Management Engine UMA Access device pci 12.3 on end # Management Engine UMA Access
device pci 12.4 on end # Management Engine PTT DMA Controller device pci 12.4 on end # Management Engine PTT DMA Controller
device pci 12.5 off end # UFS0 device pci 12.5 off end # UFS0
@@ -177,7 +177,7 @@ chip soc/intel/elkhartlake
device pci 14.0 on end # USB3.1 xHCI device pci 14.0 on end # USB3.1 xHCI
device pci 14.1 off end # USB3.1 xDCI (OTG) device pci 14.1 off end # USB3.1 xDCI (OTG)
device pci 15.0 off end # I2C0 device pci 15.0 on end # I2C0
device pci 15.1 on end # I2C1 device pci 15.1 on end # I2C1
device pci 15.2 on # I2C2 device pci 15.2 on # I2C2
# Enable external RTC chip # Enable external RTC chip
@@ -195,7 +195,7 @@ chip soc/intel/elkhartlake
device i2c 0x32 on end # RTC RX6110 SA device i2c 0x32 on end # RTC RX6110 SA
end end
end end
device pci 15.3 off end # I2C3 device pci 15.3 on end # I2C3
device pci 16.0 on end # Management Engine Interface 1 device pci 16.0 on end # Management Engine Interface 1
device pci 16.1 on end # Management Engine Interface 2 device pci 16.1 on end # Management Engine Interface 2
@@ -213,7 +213,7 @@ chip soc/intel/elkhartlake
device pci 18.6 off end # Intel PSE QEP3 device pci 18.6 off end # Intel PSE QEP3
device pci 19.0 on end # I2C4 device pci 19.0 on end # I2C4
device pci 19.1 off end # I2C5 device pci 19.1 on end # I2C5
device pci 19.2 on end # UART2 device pci 19.2 on end # UART2
device pci 1a.0 on end # eMMC device pci 1a.0 on end # eMMC