smi: Update mainboard_smi_gpi() to have 32bit argument
With the LynxPoint chipset there are more than 16 possible GPIOs that can trigger an SMI so we need a mainboard handler that can support this. There are only a handful of users of this function so just change them all to use the new prototype. Change-Id: I3d96da0397d6584f713fcf6003054b25c1c92939 Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://gerrit.chromium.org/gerrit/49530 Reviewed-by: Stefan Reinauer <reinauer@google.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/4145 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
This commit is contained in:
committed by
Alexandru Gagniuc
parent
a7e9a9b75f
commit
0edc22490a
@@ -387,7 +387,7 @@ void southbridge_smi_set_eos(void);
|
||||
void cpu_smi_handler(void);
|
||||
void northbridge_smi_handler(void);
|
||||
void southbridge_smi_handler(void);
|
||||
void mainboard_smi_gpi(u16 gpi_sts);
|
||||
void mainboard_smi_gpi(u32 gpi_sts);
|
||||
int mainboard_smi_apmc(u8 data);
|
||||
void mainboard_smi_sleep(u8 slp_typ);
|
||||
#else
|
||||
@@ -395,7 +395,7 @@ void __attribute__((weak)) cpu_smi_handler(unsigned int node, smm_state_save_are
|
||||
void __attribute__((weak)) northbridge_smi_handler(unsigned int node, smm_state_save_area_t *state_save);
|
||||
void __attribute__((weak)) southbridge_smi_handler(unsigned int node, smm_state_save_area_t *state_save);
|
||||
|
||||
void __attribute__((weak)) mainboard_smi_gpi(u16 gpi_sts);
|
||||
void __attribute__((weak)) mainboard_smi_gpi(u32 gpi_sts);
|
||||
int __attribute__((weak)) mainboard_smi_apmc(u8 data);
|
||||
void __attribute__((weak)) mainboard_smi_sleep(u8 slp_typ);
|
||||
#endif /* CONFIG_SMM_MODULES */
|
||||
|
Reference in New Issue
Block a user