sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mainboard/google/falco: Fix usage of GNU field designator ext

Browse Source 
Following the reasoning in,
8089f17 mainboard/lenovo/x230 Fix usage of GNU field designator extension

In C99 we defined a syntax for this. GCC's old syntax was deprecated.

Change-Id: I4e5f2d7e8e6b76703fccce38fc7e3165d763e97f
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-on: http://review.coreboot.org/5830
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
Edward O'Callaghan
2014-05-24 04:15:16 +10:00
committed by Kyösti Mälkki
parent 9492b9dab4
commit 0f2355a090
1 changed files with 24 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files

48
src/mainboard/google/falco/romstage.c
View File

@@ -108,34 +108,34 @@ static void copy_spd(struct pei_data *peid)
void mainboard_romstage_entry(unsigned long bist) void mainboard_romstage_entry(unsigned long bist)
{ {
struct pei_data pei_data = { struct pei_data pei_data = {
pei_version: PEI_VERSION, .pei_version = PEI_VERSION,
mchbar: DEFAULT_MCHBAR, .mchbar = DEFAULT_MCHBAR,
dmibar: DEFAULT_DMIBAR, .dmibar = DEFAULT_DMIBAR,
epbar: DEFAULT_EPBAR, .epbar = DEFAULT_EPBAR,
pciexbar: DEFAULT_PCIEXBAR, .pciexbar = DEFAULT_PCIEXBAR,
smbusbar: SMBUS_IO_BASE, .smbusbar = SMBUS_IO_BASE,
wdbbar: 0x4000000, .wdbbar = 0x4000000,
wdbsize: 0x1000, .wdbsize = 0x1000,
hpet_address: HPET_ADDR, .hpet_address = HPET_ADDR,
rcba: DEFAULT_RCBA, .rcba = DEFAULT_RCBA,
pmbase: DEFAULT_PMBASE, .pmbase = DEFAULT_PMBASE,
gpiobase: DEFAULT_GPIOBASE, .gpiobase = DEFAULT_GPIOBASE,
temp_mmio_base: 0xfed08000, .temp_mmio_base = 0xfed08000,
system_type: 5, /* ULT */ .system_type = 5, /* ULT */
tseg_size: CONFIG_SMM_TSEG_SIZE, .tseg_size = CONFIG_SMM_TSEG_SIZE,
spd_addresses: { 0xff, 0x00, 0xff, 0x00 }, .spd_addresses = { 0xff, 0x00, 0xff, 0x00 },
ec_present: 1, .ec_present = 1,
// 0 = leave channel enabled // 0 = leave channel enabled
// 1 = disable dimm 0 on channel // 1 = disable dimm 0 on channel
// 2 = disable dimm 1 on channel // 2 = disable dimm 1 on channel
// 3 = disable dimm 0+1 on channel // 3 = disable dimm 0+1 on channel
dimm_channel0_disabled: 2, .dimm_channel0_disabled = 2,
dimm_channel1_disabled: 2, .dimm_channel1_disabled = 2,
// Enable 2x refresh mode // Enable 2x refresh mode
ddr_refresh_2x: 1, .ddr_refresh_2x = 1,
max_ddr3_freq: 1600, .max_ddr3_freq = 1600,
usb_xhci_on_resume: 1, .usb_xhci_on_resume = 1,
usb2_ports: { .usb2_ports = {
/* Length, Enable, OCn#, Location */ /* Length, Enable, OCn#, Location */
{ 0x0064, 1, 0, /* P0: Port A, CN8 */ { 0x0064, 1, 0, /* P0: Port A, CN8 */
USB_PORT_BACK_PANEL }, USB_PORT_BACK_PANEL },
@@ -154,7 +154,7 @@ void mainboard_romstage_entry(unsigned long bist)
{ 0x0123, 1, 3, /* P7: USB2 Port */ { 0x0123, 1, 3, /* P7: USB2 Port */
USB_PORT_INTERNAL }, USB_PORT_INTERNAL },
}, },
usb3_ports: { .usb3_ports = {
/* Enable, OCn# */ /* Enable, OCn# */
{ 1, 0 }, /* P1; Port A, CN8 */ { 1, 0 }, /* P1; Port A, CN8 */
{ 1, 0 }, /* P2; Port B, CN9 */ { 1, 0 }, /* P2; Port B, CN9 */