soc/intel: Add some missing MCH PCIe IDs
These are documented in the Intel Datasheet entitled "6th Generation Intel® Processor Datasheet for S-Platforms" "6th Generation Intel® Processor Datasheet for H-Platforms" (Volume 2) Without them, coreboot fails to properly inform the payload of the amount of available memory. Signed-off-by: Keno Fischer <keno@juliacomputing.com> Change-Id: I5b810c6415c4aa0404e5fa318d2c8db292566b8a Reviewed-on: https://review.coreboot.org/c/coreboot/+/33286 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: ron minnich <rminnich@gmail.com> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Christian Walter <christian.walter@9elements.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
@@ -341,6 +341,9 @@ static const unsigned short systemagent_ids[] = {
|
||||
PCI_DEVICE_ID_INTEL_SKL_ID_Y,
|
||||
PCI_DEVICE_ID_INTEL_SKL_ID_ULX,
|
||||
PCI_DEVICE_ID_INTEL_SKL_ID_H,
|
||||
PCI_DEVICE_ID_INTEL_SKL_ID_H_2,
|
||||
PCI_DEVICE_ID_INTEL_SKL_ID_S_2,
|
||||
PCI_DEVICE_ID_INTEL_SKL_ID_S_4,
|
||||
PCI_DEVICE_ID_INTEL_WHL_ID_Wx2,
|
||||
PCI_DEVICE_ID_INTEL_WHL_ID_Wx4,
|
||||
PCI_DEVICE_ID_INTEL_KBL_ID_S,
|
||||
|
||||
Reference in New Issue
Block a user