sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Disable CPU PCIe clock req messaging

Browse Source 
Change-Id: I7936a770463d150b5310b89a4ab577d8c9aacc98
This commit is contained in:
Jeremy Soller
2020-11-17 20:48:05 -07:00
parent 9847012bc6
commit 1331815d90
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/soc/intel/tigerlake/romstage/fsp_params.c
View File

@@ -212,6 +212,9 @@ static void soc_memory_init_params(FSP_M_CONFIG *m_cfg,
dev = pcidev_path_on_root(SA_DEVFN_CPU_PCIE); dev = pcidev_path_on_root(SA_DEVFN_CPU_PCIE);
m_cfg->CpuPcieRpEnableMask = dev && dev->enabled; m_cfg->CpuPcieRpEnableMask = dev && dev->enabled;
/* Disable clock req messaging */
m_cfg->CpuPcieRpClockReqMsgEnable = 0;
/* Change TmeEnable UPD value according to INTEL_TME Kconfig */ /* Change TmeEnable UPD value according to INTEL_TME Kconfig */
m_cfg->TmeEnable = CONFIG(INTEL_TME); m_cfg->TmeEnable = CONFIG(INTEL_TME);
} }