mb/supermicro/x11-lga1151-series: add x11ssh-f board as a variant
This adds another X11 series board, the X11SSH-F, which is similiar to X11SSH-TF but differs in PCIe interfaces/devices, ethernet interfaces. Signed-off-by: Bill XIE <persmule@hardenedlinux.org> Change-Id: I92c32bff861f0b5697aea52ff282fae76b3b78ac Reviewed-on: https://review.coreboot.org/c/coreboot/+/45229 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
This commit is contained in:
Bill XIE
committed by
Michael Niewöhner
Michael Niewöhner
parent
075ad63a4f
commit
14ee0f94f3
@ -25,6 +25,7 @@ config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "X11SSH-TF" if BOARD_SUPERMICRO_X11SSH_TF
|
||||
default "X11SSM-F" if BOARD_SUPERMICRO_X11SSM_F
|
||||
default "X11SSH-F" if BOARD_SUPERMICRO_X11SSH_F
|
||||
|
||||
config MAINBOARD_DIR
|
||||
string
|
||||
@ -34,6 +35,7 @@ config VARIANT_DIR
|
||||
string
|
||||
default "x11ssh-tf" if BOARD_SUPERMICRO_X11SSH_TF
|
||||
default "x11ssm-f" if BOARD_SUPERMICRO_X11SSM_F
|
||||
default "x11ssh-f" if BOARD_SUPERMICRO_X11SSH_F
|
||||
|
||||
config OVERRIDE_DEVICETREE
|
||||
string
|
||||
@ -89,5 +91,6 @@ config SUPERMICRO_BOARDID
|
||||
string
|
||||
default "0896" if BOARD_SUPERMICRO_X11SSM_F
|
||||
default "089C" if BOARD_SUPERMICRO_X11SSH_TF
|
||||
default "0884" if BOARD_SUPERMICRO_X11SSH_F
|
||||
|
||||
endif # BOARD_SUPERMICRO_BASEBOARD_X11_LGA1151_SERIES
|
||||
|
||||
@ -5,3 +5,7 @@ config BOARD_SUPERMICRO_X11SSH_TF
|
||||
config BOARD_SUPERMICRO_X11SSM_F
|
||||
bool "X11SSM-F"
|
||||
select BOARD_SUPERMICRO_BASEBOARD_X11_LGA1151_SERIES
|
||||
|
||||
config BOARD_SUPERMICRO_X11SSH_F
|
||||
bool "X11SSH-F"
|
||||
select BOARD_SUPERMICRO_BASEBOARD_X11_LGA1151_SERIES
|
||||
|
||||
@ -0,0 +1,7 @@
|
||||
Category: server
|
||||
Vendor name: Supermicro
|
||||
Board name: X11SSH-F
|
||||
Board URL: https://www.supermicro.com/en/products/motherboard/X11SSH-F
|
||||
ROM protocol: SPI
|
||||
ROM socketed: n
|
||||
Flashrom support: y
|
||||
@ -0,0 +1,242 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
|
||||
#ifndef _GPIO_X11SSH_F_H
|
||||
#define _GPIO_X11SSH_F_H
|
||||
|
||||
#include <soc/gpe.h>
|
||||
#include <soc/gpio.h>
|
||||
|
||||
static const struct pad_config gpio_table[] = {
|
||||
/* GPIO Group GPP_A */
|
||||
PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A7, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A11, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_A12, NONE),
|
||||
PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_A17, NONE),
|
||||
PAD_NC(GPP_A18, NONE),
|
||||
/* GPP_A19 - RESERVED */
|
||||
PAD_NC(GPP_A20, NONE),
|
||||
PAD_NC(GPP_A21, NONE),
|
||||
PAD_NC(GPP_A22, NONE),
|
||||
PAD_NC(GPP_A23, NONE),
|
||||
PAD_CFG_GPO(GPP_B0, 1, DEEP),
|
||||
PAD_CFG_GPO(GPP_B1, 1, DEEP),
|
||||
PAD_NC(GPP_B2, NONE),
|
||||
PAD_NC(GPP_B3, NONE),
|
||||
PAD_NC(GPP_B4, NONE),
|
||||
PAD_NC(GPP_B5, NONE),
|
||||
PAD_NC(GPP_B6, NONE),
|
||||
PAD_NC(GPP_B7, NONE),
|
||||
PAD_NC(GPP_B8, NONE),
|
||||
PAD_NC(GPP_B9, NONE),
|
||||
PAD_NC(GPP_B10, NONE),
|
||||
PAD_CFG_GPO(GPP_B11, 0, DEEP),
|
||||
PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_B14, NONE, PLTRST, NF1),
|
||||
PAD_NC(GPP_B15, NONE),
|
||||
PAD_NC(GPP_B16, NONE),
|
||||
PAD_NC(GPP_B17, NONE),
|
||||
PAD_NC(GPP_B18, NONE),
|
||||
PAD_NC(GPP_B19, NONE),
|
||||
PAD_CFG_GPO(GPP_B20, 1, PLTRST),
|
||||
PAD_NC(GPP_B21, NONE),
|
||||
PAD_NC(GPP_B22, NONE),
|
||||
PAD_CFG_NF(GPP_B23, NONE, DEEP, NF2),
|
||||
|
||||
/* GPIO Group GPP_C */
|
||||
/* GPP_C0 - RESERVED */
|
||||
/* GPP_C1 - RESERVED */
|
||||
PAD_NC(GPP_C2, NONE),
|
||||
/* GPP_C3 - RESERVED */
|
||||
/* GPP_C4 - RESERVED */
|
||||
PAD_CFG_GPO(GPP_C5, 1, DEEP),
|
||||
/* GPP_C6 - RESERVED */
|
||||
/* GPP_C7 - RESERVED */
|
||||
PAD_NC(GPP_C8, NONE),
|
||||
PAD_NC(GPP_C9, NONE),
|
||||
PAD_NC(GPP_C10, NONE),
|
||||
PAD_NC(GPP_C11, NONE),
|
||||
PAD_NC(GPP_C12, NONE),
|
||||
PAD_NC(GPP_C13, NONE),
|
||||
PAD_NC(GPP_C14, NONE),
|
||||
PAD_NC(GPP_C15, NONE),
|
||||
PAD_NC(GPP_C16, NONE),
|
||||
PAD_NC(GPP_C17, NONE),
|
||||
PAD_NC(GPP_C18, NONE),
|
||||
PAD_NC(GPP_C19, NONE),
|
||||
PAD_NC(GPP_C20, NONE),
|
||||
PAD_NC(GPP_C21, NONE),
|
||||
PAD_CFG_GPI_SMI(GPP_C22, 20K_PU, DEEP, EDGE_SINGLE, NONE),
|
||||
PAD_NC(GPP_C23, NONE),
|
||||
|
||||
/* GPIO Group GPP_D */
|
||||
PAD_NC(GPP_D0, NONE),
|
||||
PAD_CFG_GPO(GPP_D1, 1, DEEP),
|
||||
PAD_CFG_GPI_NMI(GPP_D2, 20K_PU, DEEP, EDGE_SINGLE, NONE),
|
||||
PAD_NC(GPP_D3, NONE),
|
||||
PAD_CFG_GPO(GPP_D4, 0, PLTRST),
|
||||
PAD_NC(GPP_D5, NONE),
|
||||
PAD_NC(GPP_D6, NONE),
|
||||
PAD_NC(GPP_D7, NONE),
|
||||
PAD_NC(GPP_D8, NONE),
|
||||
PAD_NC(GPP_D9, NONE),
|
||||
PAD_NC(GPP_D10, NONE),
|
||||
PAD_NC(GPP_D11, NONE),
|
||||
PAD_NC(GPP_D12, NONE),
|
||||
PAD_NC(GPP_D13, NONE),
|
||||
PAD_NC(GPP_D14, NONE),
|
||||
PAD_NC(GPP_D15, NONE),
|
||||
PAD_NC(GPP_D16, NONE),
|
||||
PAD_NC(GPP_D17, NONE),
|
||||
PAD_CFG_GPO(GPP_D18, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_D19, 1, PLTRST),
|
||||
PAD_NC(GPP_D20, NONE),
|
||||
PAD_CFG_GPO(GPP_D21, 0, DEEP),
|
||||
PAD_NC(GPP_D22, NONE),
|
||||
PAD_NC(GPP_D23, NONE),
|
||||
|
||||
/* GPIO Group GPP_E */
|
||||
PAD_NC(GPP_E0, NONE),
|
||||
PAD_NC(GPP_E1, NONE),
|
||||
PAD_NC(GPP_E2, NONE),
|
||||
PAD_NC(GPP_E3, NONE),
|
||||
PAD_NC(GPP_E4, NONE),
|
||||
PAD_NC(GPP_E5, NONE),
|
||||
PAD_CFG_GPI_NMI(GPP_E6, 20K_PU, PLTRST, EDGE_SINGLE, NONE),
|
||||
PAD_NC(GPP_E7, NONE),
|
||||
PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1),
|
||||
|
||||
/* GPIO Group GPP_F */
|
||||
PAD_NC(GPP_F0, NONE),
|
||||
PAD_NC(GPP_F1, NONE),
|
||||
PAD_NC(GPP_F2, NONE),
|
||||
PAD_NC(GPP_F3, NONE),
|
||||
PAD_NC(GPP_F4, NONE),
|
||||
PAD_CFG_GPI_APIC(GPP_F5, NONE, PLTRST),
|
||||
PAD_CFG_GPO(GPP_F6, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_F7, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_F8, 1, PLTRST),
|
||||
PAD_NC(GPP_F9, NONE),
|
||||
PAD_CFG_NF(GPP_F10, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_F11, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_F12, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_F13, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_F14, NONE),
|
||||
PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_F17, NONE),
|
||||
PAD_NC(GPP_F18, NONE),
|
||||
PAD_NC(GPP_F19, NONE),
|
||||
PAD_NC(GPP_F20, NONE),
|
||||
PAD_NC(GPP_F21, NONE),
|
||||
PAD_NC(GPP_F22, NONE),
|
||||
PAD_CFG_GPO(GPP_F23, 0, RSMRST),
|
||||
PAD_NC(GPP_G0, NONE),
|
||||
PAD_NC(GPP_G1, NONE),
|
||||
PAD_NC(GPP_G2, NONE),
|
||||
PAD_NC(GPP_G3, NONE),
|
||||
PAD_NC(GPP_G4, NONE),
|
||||
PAD_NC(GPP_G5, NONE),
|
||||
PAD_NC(GPP_G6, NONE),
|
||||
PAD_NC(GPP_G7, NONE),
|
||||
PAD_NC(GPP_G8, NONE),
|
||||
PAD_NC(GPP_G9, NONE),
|
||||
PAD_NC(GPP_G10, NONE),
|
||||
PAD_NC(GPP_G11, NONE),
|
||||
PAD_NC(GPP_G12, NONE),
|
||||
PAD_NC(GPP_G13, NONE),
|
||||
PAD_NC(GPP_G14, NONE),
|
||||
PAD_NC(GPP_G15, NONE),
|
||||
PAD_NC(GPP_G16, NONE),
|
||||
PAD_NC(GPP_G17, NONE),
|
||||
PAD_CFG_NF(GPP_G18, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_G19, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_G20, NONE),
|
||||
PAD_NC(GPP_G21, NONE),
|
||||
PAD_NC(GPP_G22, NONE),
|
||||
PAD_NC(GPP_G23, NONE),
|
||||
PAD_CFG_GPO(GPP_H0, 1, DEEP),
|
||||
PAD_NC(GPP_H1, NONE),
|
||||
PAD_CFG_GPO(GPP_H2, 1, DEEP),
|
||||
PAD_CFG_NF(GPP_H3, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_H4, NONE),
|
||||
PAD_CFG_GPO(GPP_H5, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_H6, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_H7, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_H8, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_H9, 1, PLTRST),
|
||||
PAD_CFG_NF(GPP_H10, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_H11, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_H12, NONE),
|
||||
PAD_CFG_NF(GPP_H13, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_H14, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_H15, NONE),
|
||||
PAD_CFG_NF(GPP_H16, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1),
|
||||
PAD_NC(GPP_H18, NONE),
|
||||
PAD_CFG_GPO(GPP_H19, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_H20, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_H21, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_H22, 1, PLTRST),
|
||||
PAD_CFG_GPO(GPP_H23, 1, PLTRST),
|
||||
|
||||
/* GPIO Group GPD */
|
||||
PAD_NC(GPD0, NONE),
|
||||
PAD_NC(GPD1, NONE),
|
||||
PAD_CFG_NF(GPD2, NONE, PWROK, NF1),
|
||||
PAD_CFG_NF(GPD3, NONE, PWROK, NF1),
|
||||
PAD_CFG_NF(GPD4, NONE, PWROK, NF1),
|
||||
PAD_CFG_NF(GPD5, NONE, PWROK, NF1),
|
||||
PAD_CFG_NF(GPD6, NONE, PWROK, NF1),
|
||||
PAD_NC(GPD7, NONE),
|
||||
PAD_CFG_NF(GPD8, NONE, PWROK, NF1),
|
||||
PAD_NC(GPD9, NONE),
|
||||
PAD_NC(GPD10, NONE),
|
||||
PAD_NC(GPD11, NONE),
|
||||
|
||||
/* GPIO Group GPP_I */
|
||||
PAD_CFG_NF(GPP_I0, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_I1, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_I2, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_I3, NONE, PLTRST, NF1),
|
||||
PAD_NC(GPP_I4, NONE),
|
||||
PAD_CFG_NF(GPP_I5, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_I6, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_I7, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_I8, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_I9, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_I10, NONE, DEEP, NF1),
|
||||
};
|
||||
|
||||
static const struct pad_config early_gpio_table[] = {
|
||||
/* Early LPC configuration in romstage */
|
||||
PAD_CFG_NF(GPP_A1, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A2, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A3, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A4, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
|
||||
PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),
|
||||
};
|
||||
|
||||
#endif /* _GPIO_X11SSH_F_H */
|
||||
@ -0,0 +1,129 @@
|
||||
chip soc/intel/skylake
|
||||
|
||||
# GPE configuration
|
||||
# Note that GPE events called out in ASL code rely on this
|
||||
# route. i.e. If this route changes then the affected GPE
|
||||
# offset bits also need to be changed.
|
||||
register "gpe0_dw0" = "GPP_B"
|
||||
register "gpe0_dw1" = "GPP_D"
|
||||
register "gpe0_dw2" = "GPP_E"
|
||||
|
||||
register "gen1_dec" = "0x007c0a01" # Super IO SWC
|
||||
register "gen2_dec" = "0x000c0ca1" # IPMI KCS
|
||||
|
||||
# Additional FSP Configuration
|
||||
# This board has an IGD with no output.
|
||||
register "PrimaryDisplay" = "Display_Auto"
|
||||
|
||||
# USB configuration
|
||||
# USB2/3
|
||||
register "usb2_ports[0]" = "USB2_PORT_MID(OC0)"
|
||||
register "usb2_ports[1]" = "USB2_PORT_MID(OC0)"
|
||||
|
||||
# ?
|
||||
register "usb2_ports[14]" = "USB2_PORT_MID(OC0)"
|
||||
register "usb2_ports[15]" = "USB2_PORT_MID(OC0)"
|
||||
|
||||
# USB4/5
|
||||
register "usb2_ports[2]" = "USB2_PORT_MID(OC1)"
|
||||
register "usb2_ports[3]" = "USB2_PORT_MID(OC1)"
|
||||
|
||||
# USB0/1
|
||||
register "usb2_ports[4]" = "USB2_PORT_MID(OC2)"
|
||||
register "usb2_ports[5]" = "USB2_PORT_MID(OC2)"
|
||||
|
||||
# USB9/10 (USB3.0)
|
||||
register "usb2_ports[8]" = "USB2_PORT_MID(OC3)"
|
||||
register "usb2_ports[12]" = "USB2_PORT_MID(OC3)"
|
||||
register "usb3_ports[3]" = "USB3_PORT_DEFAULT(OC3)"
|
||||
register "usb3_ports[4]" = "USB3_PORT_DEFAULT(OC3)"
|
||||
|
||||
# USB6/7 (USB3.0)
|
||||
register "usb2_ports[10]" = "USB2_PORT_MID(OC4)"
|
||||
register "usb2_ports[11]" = "USB2_PORT_MID(OC4)"
|
||||
register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC4)"
|
||||
register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC4)"
|
||||
|
||||
# USB8 (USB3.0)
|
||||
register "usb2_ports[9]" = "USB2_PORT_MID(OC5)"
|
||||
register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC5)"
|
||||
|
||||
# IPMI USB HUB
|
||||
register "usb2_ports[13]" = "USB2_PORT_MID(OC_SKIP)"
|
||||
|
||||
device domain 0 on
|
||||
device pci 01.0 on
|
||||
smbios_slot_desc "SlotTypePciExpressGen3X16" "SlotLengthShort" "CPU SLOT6 PCI-E 3.0 X8(IN X16)" "SlotDataBusWidth8X"
|
||||
end # CPU PCIE Slot (JPCIE3)
|
||||
device pci 01.1 on # CPU PCIE Slot (JPCIE2)
|
||||
smbios_slot_desc "SlotTypePciExpressGen3X8" "SlotLengthShort" "CPU SLOT6 PCI-E 3.0 X8" "SlotDataBusWidth8X"
|
||||
end
|
||||
device pci 02.0 on end # Integrated Graphics Device (No Output)
|
||||
device pci 1c.0 on # PCI Express Port 1
|
||||
register "PcieRpEnable[0]" = "1"
|
||||
device pci 00.0 on end # GbE
|
||||
end
|
||||
device pci 1c.1 on # PCI Express Port 2
|
||||
register "PcieRpEnable[1]" = "1"
|
||||
device pci 00.0 on end # GbE
|
||||
end
|
||||
device pci 1c.4 on # PCI Express Port 5
|
||||
register "PcieRpEnable[4]" = "1"
|
||||
smbios_slot_desc "SlotTypeM2Socket3" "SlotLengthOther" "M.2 2280" "SlotDataBusWidth2X"
|
||||
end
|
||||
device pci 1c.6 on # PCI Express Port 7
|
||||
register "PcieRpEnable[6]" = "1"
|
||||
device pci 00.0 on # Aspeed PCI Bridge
|
||||
device pci 00.0 on end # Aspeed 2400 VGA
|
||||
end
|
||||
end
|
||||
device pci 1d.0 on # PCI Express Port 9 (Slot JPCIE1)
|
||||
register "PcieRpEnable[8]" = "1"
|
||||
smbios_slot_desc "SlotTypePciExpressGen3X4" "SlotLengthLong" "PCH SLOT4 PCI-E 3.0 X4(IN X8)" "SlotDataBusWidth4X"
|
||||
end
|
||||
device pci 1f.0 on # LPC Interface
|
||||
chip drivers/ipmi
|
||||
# On cold boot it takes a while for the BMC to start the IPMI service
|
||||
register "wait_for_bmc" = "1"
|
||||
register "bmc_boot_timeout" = "60"
|
||||
device pnp ca2.0 on end # IPMI KCS
|
||||
end
|
||||
chip superio/common
|
||||
device pnp 2e.0 on
|
||||
chip superio/aspeed/ast2400
|
||||
device pnp 2e.2 on # SUART1
|
||||
io 0x60 = 0x3f8
|
||||
irq 0x70 = 4
|
||||
drq 0xf0 = 0x00
|
||||
end
|
||||
device pnp 2e.3 on # SUART2
|
||||
io 0x60 = 0x2f8
|
||||
irq 0x70 = 3
|
||||
drq 0xf0 = 0x00
|
||||
end
|
||||
device pnp 2e.4 on # SWC
|
||||
io 0x60 = 0xa00
|
||||
io 0x62 = 0xa10
|
||||
io 0x64 = 0xa20
|
||||
io 0x66 = 0xa30
|
||||
irq 0x70 = 0x00
|
||||
end
|
||||
device pnp 2e.5 off end # KBC
|
||||
device pnp 2e.7 on # GPIO
|
||||
irq 0x70 = 0x00
|
||||
end
|
||||
device pnp 2e.b off end # SUART3
|
||||
device pnp 2e.c off end # SUART4
|
||||
device pnp 2e.d on # iLPC2AHB
|
||||
irq 0x70 = 0x00
|
||||
end
|
||||
device pnp 2e.e on # Mailbox
|
||||
io 0x60 = 0xa40
|
||||
irq 0x70 = 0x00
|
||||
end
|
||||
end
|
||||
end
|
||||
end
|
||||
end
|
||||
end
|
||||
end
|
||||
Reference in New Issue
Block a user