soc/intel/quark: Add SD/MMC test support
The SD/MMC test support consists of: * Add Kconfig value to enable the SD/MMC test support. * Add Kconfig value to enable the logging support. * Add SD/MMC controller init code and read block 0 from each partition. * Add logging code to snapshot the transactions with the SD/MMC device. * Add eMMC driver for ramstage to call test code. * Add romstage code to call test code. * Add bootblock code to call test code. TEST=Build and run on Galileo Gen2 Change-Id: I72785f0dcd466c05c1385cef166731219b583551 Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/19211 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
@@ -33,6 +33,7 @@ verstage-$(CONFIG_ENABLE_BUILTIN_HSUART1) += uart_common.c
|
||||
romstage-y += i2c.c
|
||||
romstage-y += memmap.c
|
||||
romstage-y += reg_access.c
|
||||
romstage-$(CONFIG_STORAGE_TEST) += storage_test.c
|
||||
romstage-y += tsc_freq.c
|
||||
romstage-$(CONFIG_ENABLE_BUILTIN_HSUART1) += uart_common.c
|
||||
romstage-$(CONFIG_PLATFORM_USES_FSP2_0) += reset.c
|
||||
@@ -56,6 +57,8 @@ ramstage-y += memmap.c
|
||||
ramstage-y += northcluster.c
|
||||
ramstage-y += reg_access.c
|
||||
ramstage-$(CONFIG_PLATFORM_USES_FSP2_0) += reset.c
|
||||
ramstage-y += sd.c
|
||||
ramstage-$(CONFIG_STORAGE_TEST) += storage_test.c
|
||||
ramstage-y += tsc_freq.c
|
||||
ramstage-$(CONFIG_ENABLE_BUILTIN_HSUART1) += uart_common.c
|
||||
ramstage-$(CONFIG_ENABLE_BUILTIN_HSUART1) += uart.c
|
||||
|
Reference in New Issue
Block a user