sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

southbridge/intel/fsp_rangeley: Fix wrong parameters passed to outw

Browse Source 
outw takes (value, addr) not (addr, value)

Change-Id: I6c00413ce9b9b6a3d5691d71ade2b12b08538622
Signed-off-by: Hannah Williams <hannah.williams@dell.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32842
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Hannah Williams
2019-05-16 21:32:54 -07:00
committed by Martin Roth
parent 1583fcd13f
commit 1aac543a7a
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/southbridge/intel/fsp_rangeley/early_init.c
View File

@@ -40,8 +40,8 @@ static void rangeley_setup_bars(void)
/* Disable the watchdog reboot and turn off the watchdog timer */ /* Disable the watchdog reboot and turn off the watchdog timer */
write8((void *)(DEFAULT_PBASE + PMC_CFG), write8((void *)(DEFAULT_PBASE + PMC_CFG),
read8((void *)(DEFAULT_PBASE + PMC_CFG)) | NO_REBOOT); // disable reboot on timer trigger read8((void *)(DEFAULT_PBASE + PMC_CFG)) | NO_REBOOT); // disable reboot on timer trigger
outw(DEFAULT_ABASE + TCO1_CNT, inw(DEFAULT_ABASE + TCO1_CNT) | outw(inw(DEFAULT_ABASE + TCO1_CNT) | TCO_TMR_HALT,
TCO_TMR_HALT); // disable watchdog timer DEFAULT_ABASE + TCO1_CNT); // disable watchdog timer
printk(BIOS_DEBUG, " done.\n"); printk(BIOS_DEBUG, " done.\n");