sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Remove the Embedded Planet board.

Browse Source 
Signed-off-by: Ronald G. Minnich <rminich@gmail.com>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Myles Watson <mylesgw@gmail.com>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4710 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Ronald G. Minnich
2009-10-02 15:46:10 +00:00
committed by Myles Watson
parent 6cc9c0ad28
commit 1c53d771c1
8 changed files with 0 additions and 491 deletions
Download Patch File Download Diff File Expand all files Collapse all files

81
targets/embeddedplanet/ep405pc/Config.lb
View File

@@ -1,81 +0,0 @@
# Config file for Embedded Planet EP405PC board
# This will make a target directory of ./ep405pc
target ep405pc
mainboard embeddedplanet/ep405pc
romimage "fallback"
## Enable PPC405 instructions
option CONFIG_CPU_OPT="-mcpu=405"
## use a cross compiler
#option CONFIG_CROSS_COMPILE="powerpc-ibm-eabi-"
## Use stage 1 initialization code
option CONFIG_USE_INIT=1
## Use chip configuration
option CONFIG_CHIP_CONFIGURE=1
## We don't use compressed image
option CONFIG_COMPRESS=0
## Turn off POST codes
option CONFIG_NO_POST=1
## Enable serial console
option CONFIG_DEFAULT_CONSOLE_LOGLEVEL=8
option CONFIG_CONSOLE_SERIAL8250=1
# Divisor of 69 == 9600 baud due to weird clocking
option CONFIG_TTYS0_DIV=69
option CONFIG_TTYS0_BAUD=9600
## Boot linux from IDE
option CONFIG_IDE=1
option CONFIG_FS_PAYLOAD=1
option CONFIG_FS_EXT2=1
option CONFIG_FS_ISO9660=1
option CONFIG_FS_FAT=1
option CONFIG_AUTOBOOT_CMDLINE="hda1:/vmlinuz"
option CONFIG_ROM_SIZE=1024*1024
## Board has fixed size RAM
option CONFIG_EMBEDDED_RAM_SIZE=64*1024*1024
## Coreboot C code runs at this location in RAM
option CONFIG_RAMBASE=0x00100000
##
## Use a 64K stack
##
option CONFIG_STACK_SIZE=0x10000
##
## Use a 64K heap
##
option CONFIG_HEAP_SIZE=0x10000
##
## System clock
##
option CONFIG_SYS_CLK_FREQ=33
##
option CONFIG_ROMBASE=0xfff00000
## Reset vector address
option CONFIG_RESET=0xfffffffc
## Exception vectors
option CONFIG_EXCEPTION_VECTORS=CONFIG_ROMBASE+0x100
## coreboot ROM start address
option CONFIG_ROMSTART=0xfff03000
## coreboot C code runs at this location in RAM
option CONFIG_RAMBASE=0x00100000
end
buildrom ./coreboot.rom CONFIG_ROM_SIZE "fallback"