mb/intel/adlrvp: Remove unnecessary whitespace
Change-Id: I46af3e789de10ca6951b9e17f286c094c08a477f Signed-off-by: Eric Lai <ericr_lai@compal.corp-partner.google.com> Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50131 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
@@ -90,17 +90,17 @@ chip soc/intel/alderlake
|
|||||||
register "SataSalpSupport" = "1"
|
register "SataSalpSupport" = "1"
|
||||||
|
|
||||||
register "SataPortsEnable" = "{
|
register "SataPortsEnable" = "{
|
||||||
[0] = 1,
|
[0] = 1,
|
||||||
[1] = 1,
|
[1] = 1,
|
||||||
[2] = 1,
|
[2] = 1,
|
||||||
[3] = 1,
|
[3] = 1,
|
||||||
}"
|
}"
|
||||||
|
|
||||||
register "SataPortsDevSlp" = "{
|
register "SataPortsDevSlp" = "{
|
||||||
[0] = 1,
|
[0] = 1,
|
||||||
[1] = 1,
|
[1] = 1,
|
||||||
[2] = 1,
|
[2] = 1,
|
||||||
[3] = 1,
|
[3] = 1,
|
||||||
}"
|
}"
|
||||||
|
|
||||||
# Enable EDP in PortA
|
# Enable EDP in PortA
|
||||||
@@ -115,12 +115,12 @@ chip soc/intel/alderlake
|
|||||||
register "s0ix_enable" = "1"
|
register "s0ix_enable" = "1"
|
||||||
|
|
||||||
register "SerialIoI2cMode" = "{
|
register "SerialIoI2cMode" = "{
|
||||||
[PchSerialIoIndexI2C0] = PchSerialIoPci,
|
[PchSerialIoIndexI2C0] = PchSerialIoPci,
|
||||||
[PchSerialIoIndexI2C1] = PchSerialIoPci,
|
[PchSerialIoIndexI2C1] = PchSerialIoPci,
|
||||||
[PchSerialIoIndexI2C2] = PchSerialIoPci,
|
[PchSerialIoIndexI2C2] = PchSerialIoPci,
|
||||||
[PchSerialIoIndexI2C3] = PchSerialIoPci,
|
[PchSerialIoIndexI2C3] = PchSerialIoPci,
|
||||||
[PchSerialIoIndexI2C4] = PchSerialIoDisabled,
|
[PchSerialIoIndexI2C4] = PchSerialIoDisabled,
|
||||||
[PchSerialIoIndexI2C5] = PchSerialIoPci,
|
[PchSerialIoIndexI2C5] = PchSerialIoPci,
|
||||||
}"
|
}"
|
||||||
|
|
||||||
register "SerialIoGSpiMode" = "{
|
register "SerialIoGSpiMode" = "{
|
||||||
|
Reference in New Issue
Block a user