sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fix timer choice in Kconfig. HAVE_INIT_TIMER is selected correctly, no need to

Browse Source 
mention it explicitly. 

Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5420 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Stefan Reinauer
2010-04-13 13:48:20 +00:00
committed by Stefan Reinauer
parent 79253841a7
commit 1f10de6cab
9 changed files with 6 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/cpu/amd/model_10xxx/Kconfig
View File

@@ -4,7 +4,6 @@ config CPU_AMD_MODEL_10XXX
select USE_DCACHE_RAM
select SSE
select SSE2
select HAVE_INIT_TIMER
config CPU_ADDR_BITS
int

1
src/cpu/amd/model_fxx/Kconfig
View File

@@ -5,7 +5,6 @@ config CPU_AMD_MODEL_FXX
select MMX
select SSE
select SSE2
select HAVE_INIT_TIMER
config CPU_ADDR_BITS
int

10
src/cpu/amd/sc520/Kconfig
View File

@@ -1,12 +1,2 @@
config CPU_AMD_SC520
bool
config UDELAY_IO
bool
default n
depends on CPU_AMD_SC520
config HAVE_INIT_TIMER
bool
default n
depends on CPU_AMD_SC520

2
src/cpu/intel/model_106cx/Kconfig
View File

@@ -2,3 +2,5 @@ config CPU_INTEL_ATOM_230
bool
select SMP
select SSE2
select UDELAY_LAPIC
select AP_IN_SIPI_WAIT

2
src/cpu/intel/model_6ex/Kconfig
View File

@@ -2,3 +2,5 @@ config CPU_INTEL_CORE
bool
select SMP
select SSE2
select UDELAY_LAPIC
select AP_IN_SIPI_WAIT

2
src/cpu/intel/model_6fx/Kconfig
View File

@@ -2,3 +2,5 @@ config CPU_INTEL_CORE2
bool
select SMP
select SSE2
select UDELAY_LAPIC
select AP_IN_SIPI_WAIT