treewide: Capitalize 'CMOS'
Change-Id: I1d36e554618498d70f33f6c425b0abc91d4fb952 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38928 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Peter Lemenkov <lemenkov@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
committed by
Patrick Georgi
parent
ebdf298ec2
commit
2119d0ba43
@@ -138,8 +138,8 @@ Field (GNVS, ByteAcc, NoLock, Preserve)
|
||||
Offset (0xb4),
|
||||
ASLB, 32, // 0xb4 - IGD OpRegion Base Address
|
||||
IBTT, 8, // 0xb8 - IGD boot panel device
|
||||
IPAT, 8, // 0xb9 - IGD panel type cmos option
|
||||
ITVF, 8, // 0xba - IGD TV format cmos option
|
||||
IPAT, 8, // 0xb9 - IGD panel type CMOS option
|
||||
ITVF, 8, // 0xba - IGD TV format CMOS option
|
||||
ITVM, 8, // 0xbb - IGD TV minor format option
|
||||
IPSC, 8, // 0xbc - IGD panel scaling
|
||||
IBLC, 8, // 0xbd - IGD BLC config
|
||||
|
@@ -80,7 +80,7 @@ void acpi_create_fadt(acpi_fadt_t *fadt, acpi_facs_t *facs, void *dsdt)
|
||||
fadt->flush_stride = 0;
|
||||
fadt->duty_offset = 1; /* bit 1:3 in PCNTRL reg (pmbase+0x10) */
|
||||
fadt->duty_width = 3; /* this width is in bits */
|
||||
fadt->day_alrm = 0x0d; /* rtc cmos RAM offset */
|
||||
fadt->day_alrm = 0x0d; /* rtc CMOS RAM offset */
|
||||
fadt->mon_alrm = 0x0; /* not supported */
|
||||
fadt->century = 0x0; /* not supported */
|
||||
/*
|
||||
|
@@ -132,8 +132,8 @@ Field (GNVS, ByteAcc, NoLock, Preserve)
|
||||
Offset (0xb4),
|
||||
ASLB, 32, // 0xb4 - IGD OpRegion Base Address
|
||||
IBTT, 8, // 0xb8 - IGD boot panel device
|
||||
IPAT, 8, // 0xb9 - IGD panel type cmos option
|
||||
ITVF, 8, // 0xba - IGD TV format cmos option
|
||||
IPAT, 8, // 0xb9 - IGD panel type CMOS option
|
||||
ITVF, 8, // 0xba - IGD TV format CMOS option
|
||||
ITVM, 8, // 0xbb - IGD TV minor format option
|
||||
IPSC, 8, // 0xbc - IGD panel scaling
|
||||
IBLC, 8, // 0xbd - IGD BLC config
|
||||
|
@@ -137,8 +137,8 @@ Field (GNVS, ByteAcc, NoLock, Preserve)
|
||||
Offset (0xb4),
|
||||
ASLB, 32, // 0xb4 - IGD OpRegion Base Address
|
||||
IBTT, 8, // 0xb8 - IGD boot panel device
|
||||
IPAT, 8, // 0xb9 - IGD panel type cmos option
|
||||
ITVF, 8, // 0xba - IGD TV format cmos option
|
||||
IPAT, 8, // 0xb9 - IGD panel type CMOS option
|
||||
ITVF, 8, // 0xba - IGD TV format CMOS option
|
||||
ITVM, 8, // 0xbb - IGD TV minor format option
|
||||
IPSC, 8, // 0xbc - IGD panel scaling
|
||||
IBLC, 8, // 0xbd - IGD BLC config
|
||||
|
@@ -137,8 +137,8 @@ Field (GNVS, ByteAcc, NoLock, Preserve)
|
||||
Offset (0xb4),
|
||||
ASLB, 32, // 0xb4 - IGD OpRegion Base Address
|
||||
IBTT, 8, // 0xb8 - IGD boot panel device
|
||||
IPAT, 8, // 0xb9 - IGD panel type cmos option
|
||||
ITVF, 8, // 0xba - IGD TV format cmos option
|
||||
IPAT, 8, // 0xb9 - IGD panel type CMOS option
|
||||
ITVF, 8, // 0xba - IGD TV format CMOS option
|
||||
ITVM, 8, // 0xbb - IGD TV minor format option
|
||||
IPSC, 8, // 0xbc - IGD panel scaling
|
||||
IBLC, 8, // 0xbd - IGD BLC config
|
||||
|
@@ -133,8 +133,8 @@ Field (GNVS, ByteAcc, NoLock, Preserve)
|
||||
Offset (0xb4),
|
||||
ASLB, 32, // 0xb4 - IGD OpRegion Base Address
|
||||
IBTT, 8, // 0xb8 - IGD boot panel device
|
||||
IPAT, 8, // 0xb9 - IGD panel type cmos option
|
||||
ITVF, 8, // 0xba - IGD TV format cmos option
|
||||
IPAT, 8, // 0xb9 - IGD panel type CMOS option
|
||||
ITVF, 8, // 0xba - IGD TV format CMOS option
|
||||
ITVM, 8, // 0xbb - IGD TV minor format option
|
||||
IPSC, 8, // 0xbc - IGD panel scaling
|
||||
IBLC, 8, // 0xbd - IGD BLC config
|
||||
|
Reference in New Issue
Block a user