soc/intel/common: Add InSMM.STS support
Tested on HP 280 G2, SMMSTORE v1 and v2 still work. Other tests: - If one does not set BIOS_CONTROL bit WPD, SMMSTORE breaks. - If one does not write the magic MSR `or 1`, SMMSTORE breaks. Change-Id: Ia90c0e3f8ccf895bfb6d46ffe26750393dab95fb Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51796 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
This commit is contained in:
committed by
Patrick Rudolph
parent
d21b463fb0
commit
232222727d
@@ -26,6 +26,8 @@
|
||||
#define AESNI_DISABLE (1 << 1)
|
||||
#define AESNI_LOCK (1 << 0)
|
||||
|
||||
#define MSR_SPCL_CHIPSET_USAGE 0x1fe
|
||||
|
||||
#define MSR_PKG_C10_RESIDENCY 0x632
|
||||
|
||||
#endif /* CPU_INTEL_MSR_H */
|
||||
|
||||
Reference in New Issue
Block a user