sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Disable PM timer to prevent TCO watchdog timeout on resume from suspend

Browse Source 
Change-Id: I46047d5fe36320fbb4673ac92f523d8bb2832f0c
This commit is contained in:
Jeremy Soller
2020-11-13 09:14:39 -07:00
parent 69ed89d502
commit 247a002d4a
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/mainboard/system76/galp5/devicetree.cb
View File

@@ -46,8 +46,8 @@ chip soc/intel/tigerlake
register "gen4_dec" = "0x00fc0F01" register "gen4_dec" = "0x00fc0F01"
# Finalize (soc/intel/tigerlake/finalize.c) # Finalize (soc/intel/tigerlake/finalize.c)
# PM Timer Enabled # PM Timer Disabled
register "PmTimerDisabled" = "0" register "PmTimerDisabled" = "1"
# FSP Memory (soc/intel/tigerlake/romstage/fsp_params.c) # FSP Memory (soc/intel/tigerlake/romstage/fsp_params.c)
# DDIA is eDP # DDIA is eDP

4
src/mainboard/system76/lemp10/devicetree.cb
View File

@@ -46,8 +46,8 @@ chip soc/intel/tigerlake
register "gen4_dec" = "0x00fc0F01" register "gen4_dec" = "0x00fc0F01"
# Finalize (soc/intel/tigerlake/finalize.c) # Finalize (soc/intel/tigerlake/finalize.c)
# PM Timer Enabled # PM Timer Disabled
register "PmTimerDisabled" = "0" register "PmTimerDisabled" = "1"
# FSP Memory (soc/intel/tigerlake/romstage/fsp_params.c) # FSP Memory (soc/intel/tigerlake/romstage/fsp_params.c)
# DDIA is eDP # DDIA is eDP