sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/elkhartlake/fsp_params.c: wire up remaining ddc params

Browse Source 
Signed-off-by: Michał Kopeć <michal.kopec@3mdeb.com>
Change-Id: I434c22cd784e24c76bc47aee8728d28255b762db
Reviewed-on: https://review.coreboot.org/c/coreboot/+/72405
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
This commit is contained in:
Michał Kopeć
2022-11-28 13:10:40 +01:00
committed by Michał Żygowski
parent 3f9613bf6d
commit 28daa6b9ae
2 changed files with 15 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/soc/intel/elkhartlake/chip.h
View File

@ -338,6 +338,7 @@ struct soc_intel_elkhartlake_config {
*/ */
uint8_t DdiPortAConfig; uint8_t DdiPortAConfig;
uint8_t DdiPortBConfig; uint8_t DdiPortBConfig;
uint8_t DdiPortCConfig;
/* Enable(1)/Disable(0) HPD */ /* Enable(1)/Disable(0) HPD */
uint8_t DdiPortAHpd; uint8_t DdiPortAHpd;

15
src/soc/intel/elkhartlake/fsp_params.c
View File

@ -259,10 +259,23 @@ void platform_fsp_silicon_init_params_cb(FSPS_UPD *supd)
params->PeiGraphicsPeimInit = CONFIG(RUN_FSP_GOP) && is_devfn_enabled(SA_DEVFN_IGD); params->PeiGraphicsPeimInit = CONFIG(RUN_FSP_GOP) && is_devfn_enabled(SA_DEVFN_IGD);
/* Display config */ /* Display config */
params->DdiPortAConfig = config->DdiPortAConfig;
params->DdiPortBConfig = config->DdiPortBConfig;
params->DdiPortCConfig = config->DdiPortCConfig;
params->DdiPortAHpd = config->DdiPortAHpd; params->DdiPortAHpd = config->DdiPortAHpd;
params->DdiPortADdc = config->DdiPortADdc; params->DdiPortBHpd = config->DdiPortBHpd;
params->DdiPortCHpd = config->DdiPortCHpd; params->DdiPortCHpd = config->DdiPortCHpd;
params->DdiPort1Hpd = config->DdiPort1Hpd;
params->DdiPort2Hpd = config->DdiPort2Hpd;
params->DdiPort3Hpd = config->DdiPort3Hpd;
params->DdiPort4Hpd = config->DdiPort4Hpd;
params->DdiPortADdc = config->DdiPortADdc;
params->DdiPortBDdc = config->DdiPortBDdc;
params->DdiPortCDdc = config->DdiPortCDdc; params->DdiPortCDdc = config->DdiPortCDdc;
params->DdiPort1Ddc = config->DdiPort1Ddc;
params->DdiPort2Ddc = config->DdiPort2Ddc;
params->DdiPort3Ddc = config->DdiPort3Ddc;
params->DdiPort4Ddc = config->DdiPort4Ddc;
/* Intel Speed Step */ /* Intel Speed Step */
params->Eist = config->eist_enable; params->Eist = config->eist_enable;