sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/jetway: Get rid of device_t

Browse Source 
Use of device_t has been abandoned in ramstage.

Change-Id: I574d9e46ebe6993f356c3617f2e5ff21b5ef55a5
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/26111
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
This commit is contained in:
Elyes HAOUAS
2018-05-05 08:43:19 +02:00
committed by Patrick Rudolph
parent 20c78048a7
commit 29c657f4c6
5 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/jetway/nf81-t56n-lf/mainboard.c
View File

@@ -123,7 +123,7 @@ static void pirq_setup(void)
/********************************************** /**********************************************
* Enable the dedicated functions of the board. * Enable the dedicated functions of the board.
**********************************************/ **********************************************/
static void mainboard_enable(device_t dev) static void mainboard_enable(struct device *dev)
{ {
printk(BIOS_INFO, "Mainboard " CONFIG_MAINBOARD_PART_NUMBER " Enable.\n"); printk(BIOS_INFO, "Mainboard " CONFIG_MAINBOARD_PART_NUMBER " Enable.\n");

2
src/mainboard/jetway/nf81-t56n-lf/mptable.c
View File

@@ -111,7 +111,7 @@ static void *smp_write_config_table(void *v)
PCI_INT(0x2, 0x0, 0x0, intr_data_ptr[PIRQ_E]); /* Use INTE */ PCI_INT(0x2, 0x0, 0x0, intr_data_ptr[PIRQ_E]); /* Use INTE */
/* PCI slots */ /* PCI slots */
device_t dev = dev_find_slot(0, PCI_DEVFN(0x14, 4)); struct device *dev = dev_find_slot(0, PCI_DEVFN(0x14, 4));
if (dev && dev->enabled) { if (dev && dev->enabled) {
u8 bus_pci = dev->link_list->secondary; u8 bus_pci = dev->link_list->secondary;
/* PCI_SLOT 0 */ /* PCI_SLOT 0 */

2
src/mainboard/jetway/pa78vm5/get_bus_conf.c
View File

@@ -57,7 +57,7 @@ static u32 get_bus_conf_done = 0;
void get_bus_conf(void) void get_bus_conf(void)
{ {
u32 apicid_base; u32 apicid_base;
device_t dev; struct device *dev;
int i; int i;
if (get_bus_conf_done == 1) if (get_bus_conf_done == 1)

8
src/mainboard/jetway/pa78vm5/mainboard.c
View File

@@ -35,7 +35,7 @@ u8 is_dev3_present(void);
void set_pcie_dereset() void set_pcie_dereset()
{ {
u16 word; u16 word;
device_t sm_dev; struct device *sm_dev;
/* GPIO 6 reset PCIe slot, GPIO 4 reset GFX PCIe */ /* GPIO 6 reset PCIe slot, GPIO 4 reset GFX PCIe */
sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0)); sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
@@ -48,7 +48,7 @@ void set_pcie_dereset()
void set_pcie_reset() void set_pcie_reset()
{ {
u16 word; u16 word;
device_t sm_dev; struct device *sm_dev;
/* GPIO 6 reset PCIe slot, GPIO 4 reset GFX PCIe */ /* GPIO 6 reset PCIe slot, GPIO 4 reset GFX PCIe */
sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0)); sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
@@ -68,7 +68,7 @@ static void get_ide_dma66(void)
{ {
u8 byte; u8 byte;
/*u32 sm_dev, ide_dev; */ /*u32 sm_dev, ide_dev; */
device_t sm_dev, ide_dev; struct device *sm_dev, ide_dev;
sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0)); sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
@@ -96,7 +96,7 @@ u8 is_dev3_present(void)
* enable the dedicated function in this board. * enable the dedicated function in this board.
* This function called early than rs780_enable. * This function called early than rs780_enable.
*************************************************/ *************************************************/
static void mainboard_enable(device_t dev) static void mainboard_enable(struct device *dev)
{ {
printk(BIOS_INFO, "Mainboard PA78VM5 Enable. dev=0x%p\n", dev); printk(BIOS_INFO, "Mainboard PA78VM5 Enable. dev=0x%p\n", dev);

2
src/mainboard/jetway/pa78vm5/mptable.c
View File

@@ -47,7 +47,7 @@ static void *smp_write_config_table(void *v)
/* I/O APICs: APIC ID Version State Address */ /* I/O APICs: APIC ID Version State Address */
{ {
device_t dev; struct device *dev;
u32 dword; u32 dword;
u8 byte; u8 byte;