{arch,cpu,drivers,ec}: Don't hide pointers behind typedefs

Change-Id: Id88bb4367d6045f6fbf185f0562ac72c04ee5f84
Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Signed-off-by: Nico Huber <nico.h@gmx.de>
Reviewed-on: http://review.coreboot.org/7146
Tested-by: build bot (Jenkins)
This commit is contained in:
Edward O'Callaghan
2014-10-27 23:29:29 +11:00
parent 06413ff513
commit 2c9d2cf75c
72 changed files with 159 additions and 157 deletions

View File

@@ -91,7 +91,7 @@ static int generate_C_state_entries(void)
struct cpu_info *info;
struct cpu_driver *cpu;
int len, lenif;
device_t lapic;
struct device *lapic;
struct cpu_intel_haswell_config *conf = NULL;
/* Find the SpeedStep CPU in the device tree using magic APIC ID */

View File

@@ -597,7 +597,7 @@ static void configure_c_states(void)
static void configure_thermal_target(void)
{
struct cpu_intel_haswell_config *conf;
device_t lapic;
struct device *lapic;
msr_t msr;
/* Find pointer to CPU configuration */
@@ -735,7 +735,7 @@ static void bsp_init_before_ap_bringup(struct bus *cpu_bus)
}
/* All CPUs including BSP will run the following function. */
static void haswell_init(device_t cpu)
static void haswell_init(struct device *cpu)
{
/* Clear out pending MCEs */
configure_mca();

View File

@@ -227,7 +227,7 @@ static void asmlinkage cpu_smm_do_relocation(void *arg)
}
}
static u32 northbridge_get_base_reg(device_t dev, int reg)
static u32 northbridge_get_base_reg(struct device *dev, int reg)
{
u32 value;
@@ -237,7 +237,7 @@ static u32 northbridge_get_base_reg(device_t dev, int reg)
return value;
}
static void fill_in_relocation_params(device_t dev,
static void fill_in_relocation_params(struct device *dev,
struct smm_relocation_params *params)
{
u32 tseg_size;
@@ -387,7 +387,7 @@ static int install_permanent_handler(int num_cpus,
static int cpu_smm_setup(void)
{
device_t dev;
struct device *dev;
int num_cpus;
msr_t msr;