sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

riscv: update mtime initialization

Browse Source 
Add a interface, which is implemented by SoC.

Change-Id: I5524732f6eb3841e43afd176644119b03b5e5e27
Signed-off-by: Xiang Wang <wxjstz@126.com>
Reviewed-on: https://review.coreboot.org/28372
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
This commit is contained in:
Xiang Wang
2018-08-28 16:34:29 +08:00
committed by Patrick Georgi
parent 0370bcf40c
commit 2e38dbe5f1
8 changed files with 73 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/soc/lowrisc/lowrisc/Makefile.inc
View File

@@ -1,5 +1,6 @@
ifeq ($(CONFIG_SOC_LOWRISC_LOWRISC),y)
bootblock-y += mtime.c
romstage-y += cbmem.c
ramstage-y += cbmem.c

22
src/soc/lowrisc/lowrisc/mtime.c Normal file
View File

@@ -0,0 +1,22 @@
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2018 HardenedLinux
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <mcall.h>
/* FIXME: This is an empty implementation, please improve */
/* This function is used to initialize HLS()->time/HLS()->timecmp */
void mtime_init(void)
{
}

1
src/soc/sifive/fu540/Makefile.inc
View File

@@ -14,6 +14,7 @@
ifeq ($(CONFIG_SOC_SIFIVE_FU540),y)
bootblock-y += uart.c
bootblock-y += mtime.c
bootblock-y += media.c
bootblock-y += bootblock.c

22
src/soc/sifive/fu540/mtime.c Normal file
View File

@@ -0,0 +1,22 @@
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2018 HardenedLinux
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <mcall.h>
/* FIXME: This is an empty implementation, please improve */
/* This function is used to initialize HLS()->time/HLS()->timecmp */
void mtime_init(void)
{
}

1
src/soc/ucb/riscv/Makefile.inc
View File

@@ -1,5 +1,6 @@
ifeq ($(CONFIG_SOC_UCB_RISCV),y)
bootblock-y += mtime.c
romstage-y += cbmem.c
ramstage-y += cbmem.c

22
src/soc/ucb/riscv/mtime.c Normal file
View File

@@ -0,0 +1,22 @@
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2018 HardenedLinux
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <mcall.h>
/* FIXME: This is an empty implementation, please improve */
/* This function is used to initialize HLS()->time/HLS()->timecmp */
void mtime_init(void)
{
}