sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/pci_devs.h: Use consistent naming in soc/pci_devs.h

Browse Source 
This patch to make common PCI device name between APL and SKL.

Change-Id: I5e4c7502e9678c0a367e9c7a96cf848d5b24f68e
Signed-off-by: Barnali Sarkar <barnali.sarkar@intel.com>
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/18576
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Subrata Banik
2017-03-05 12:37:00 +05:30
committed by Martin Roth
parent fc4c7d8320
commit 2ee54db246
24 changed files with 232 additions and 197 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
src/soc/intel/skylake/irq.c
View File

@@ -157,20 +157,20 @@ static const SI_PCH_DEVICE_INTERRUPT_CONFIG devintconfig[] = {
DEVICE_INT_CONFIG(PCH_DEV_SLOT_SATA,
PCI_FUNC(PCH_DEVFN_SATA), int_A, SATA_IRQ),
/* CSME: HECI #1 */
DEVICE_INT_CONFIG(PCH_DEV_SLOT_ME,
PCI_FUNC(PCH_DEVFN_ME), int_A, HECI_1_IRQ),
DEVICE_INT_CONFIG(PCH_DEV_SLOT_CSE,
PCI_FUNC(PCH_DEVFN_CSE), int_A, HECI_1_IRQ),
/* CSME: HECI #2 */
DEVICE_INT_CONFIG(PCH_DEV_SLOT_ME,
PCI_FUNC(PCH_DEVFN_ME_2), int_B, HECI_2_IRQ),
DEVICE_INT_CONFIG(PCH_DEV_SLOT_CSE,
PCI_FUNC(PCH_DEVFN_CSE_2), int_B, HECI_2_IRQ),
/* CSME: IDE-Redirection (IDE-R) */
DEVICE_INT_CONFIG(PCH_DEV_SLOT_ME,
PCI_FUNC(PCH_DEVFN_ME_IDER), int_C, IDER_IRQ),
DEVICE_INT_CONFIG(PCH_DEV_SLOT_CSE,
PCI_FUNC(PCH_DEVFN_CSE_IDER), int_C, IDER_IRQ),
/* CSME: Keyboard and Text (KT) Redirection */
DEVICE_INT_CONFIG(PCH_DEV_SLOT_ME,
PCI_FUNC(PCH_DEVFN_ME_KT), int_D, KT_IRQ),
DEVICE_INT_CONFIG(PCH_DEV_SLOT_CSE,
PCI_FUNC(PCH_DEVFN_CSE_KT), int_D, KT_IRQ),
/* CSME: HECI #3 */
DEVICE_INT_CONFIG(PCH_DEV_SLOT_ME,
PCI_FUNC(PCH_DEVFN_ME_3), int_A, HECI_3_IRQ),
DEVICE_INT_CONFIG(PCH_DEV_SLOT_CSE,
PCI_FUNC(PCH_DEVFN_CSE_3), int_A, HECI_3_IRQ),
/*
* SerialIo I2C Controller #0, INTA is default,
* programmed in PCR[SERIALIO] + PCICFGCTRL[1]