sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

cpu/intel/speedstep/acpi: Use get_ia32_fsb_x3() function

Browse Source 
Change-Id: Ie8c5d5f7dd5b43becc144fd5e62d7de2f1ed3b80
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/31432
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Elyes HAOUAS
2019-02-15 13:21:42 +01:00
committed by Patrick Georgi
parent c58525ee46
commit 31438f73c0
1 changed files with 7 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
src/cpu/intel/speedstep/acpi.c
View File

@@ -21,6 +21,7 @@
#include <arch/acpigen.h> #include <arch/acpigen.h>
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/intel/fsb.h>
#include <cpu/intel/speedstep.h> #include <cpu/intel/speedstep.h>
#include <device/device.h> #include <device/device.h>
@@ -40,29 +41,6 @@ static int determine_total_number_of_cores(void)
return count; return count;
} }
/**
* @brief Returns three times the FSB clock in MHz
*
* The result of calculations with the returned value shall be divided by 3.
* This helps to avoid rounding errors.
*/
static int get_fsb(void)
{
const u32 fsbcode = rdmsr(MSR_FSB_FREQ).lo & 7;
switch (fsbcode) {
case 0: return 800; /* / 3 == 266 */
case 1: return 400; /* / 3 == 133 */
case 2: return 600; /* / 3 == 200 */
case 3: return 500; /* / 3 == 166 */
case 4: return 1000; /* / 3 == 333 */
case 5: return 300; /* / 3 == 100 */
case 6: return 1200; /* / 3 == 400 */
}
printk(BIOS_WARNING,
"Warning: No supported FSB frequency. Assuming 200MHz\n");
return 600;
}
static void gen_pstate_entries(const sst_table_t *const pstates, static void gen_pstate_entries(const sst_table_t *const pstates,
const int cpuID, const int cores_per_package, const int cpuID, const int cores_per_package,
const uint8_t coordination) const uint8_t coordination)
@@ -75,7 +53,12 @@ static void gen_pstate_entries(const sst_table_t *const pstates,
cpuID, cores_per_package, coordination); cpuID, cores_per_package, coordination);
acpigen_write_name("_PSS"); acpigen_write_name("_PSS");
const int fsb3 = get_fsb(); int fsb3 = get_ia32_fsb_x3();
if (fsb3 <= 0) {
printk(BIOS_ERR, "CPU or FSB not supported. Assuming 200MHz\n");
fsb3 = 600;
}
const int min_ratio2 = SPEEDSTEP_DOUBLE_RATIO( const int min_ratio2 = SPEEDSTEP_DOUBLE_RATIO(
pstates->states[pstates->num_states - 1]); pstates->states[pstates->num_states - 1]);
const int max_ratio2 = SPEEDSTEP_DOUBLE_RATIO(pstates->states[0]); const int max_ratio2 = SPEEDSTEP_DOUBLE_RATIO(pstates->states[0]);