sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/broadwell/pch/sata.c: Add missing SATA init steps

Browse Source 
WildcatPoint-LP BIOS spec lists them, and are the same for Lynxpoint.

Change-Id: Iba28c1591affafeb37097084c2fa58128974bd00
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/47029
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Angel Pons
2020-10-30 16:01:05 +01:00
committed by Nico Huber
parent 6f75dd0fd0
commit 316d687d3a
1 changed files with 9 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
src/soc/intel/broadwell/pch/sata.c
View File

@@ -54,6 +54,15 @@ static void sata_init(struct device *dev)
/* Setup register 98h */
reg32 = pci_read_config32(dev, 0x98);
reg32 |= 1 << 19;
reg32 |= 1 << 22;
reg32 &= ~(0x3f << 7);
reg32 |= 0x04 << 7;
reg32 |= 1 << 20;
reg32 &= ~(0x03 << 5);
reg32 |= 1 << 5;
reg32 |= 1 << 18;
reg32 |= 1 << 29; /* Enable clock gating */
reg32 &= ~((1 << 31) | (1 << 30));
reg32 |= 1 << 23;
reg32 |= 1 << 24; /* Enable MPHY Dynamic Power Gating */
@@ -237,10 +246,6 @@ static void sata_init(struct device *dev)
reg32 |= (1 << 31) | (1 << 30) | (1 << 29);
pci_write_config32(dev, 0x300, reg32);
reg32 = pci_read_config32(dev, 0x98);
reg32 |= 1 << 29;
pci_write_config32(dev, 0x98, reg32);
/* Register Lock */
reg32 = pci_read_config32(dev, 0x9c);
reg32 |= (1 << 31);