sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

nb/amd/pi: Fix typos

Browse Source 
Change-Id: I79ec3a346edde0a63cf344352e58dfb78556dfd8
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38244
Reviewed-by: Michał Żygowski <michal.zygowski@3mdeb.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Elyes HAOUAS
2020-01-07 19:53:36 +01:00
committed by Kyösti Mälkki
parent 0bc9f0b827
commit 38a4f2a974
3 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/northbridge/amd/pi/00630F01/northbridge.c
View File

@@ -860,7 +860,7 @@ static void cpu_bus_scan(struct device *dev)
u32 lapicid_start = 0; u32 lapicid_start = 0;
/* /*
* APIC ID calucation is tightly coupled with AGESA v5 code. * APIC ID calculation is tightly coupled with AGESA v5 code.
* This calculation MUST match the assignment calculation done * This calculation MUST match the assignment calculation done
* in LocalApicInitializationAtEarly() function. * in LocalApicInitializationAtEarly() function.
* And reference GetLocalApicIdForCore() * And reference GetLocalApicIdForCore()

4
src/northbridge/amd/pi/00660F01/northbridge.c
View File

@@ -645,7 +645,7 @@ static struct hw_mem_hole_info get_hw_mem_hole_info(void)
base_k = ((resource_t)(d.base & 0x1fffff00)) <<9; base_k = ((resource_t)(d.base & 0x1fffff00)) <<9;
if (base_k > 4 *1024 * 1024) break; // don't need to go to check if (base_k > 4 *1024 * 1024) break; // don't need to go to check
if (limitk_pri != base_k) { // we find the hole if (limitk_pri != base_k) { // we find the hole
mem_hole.hole_startk = (unsigned int)limitk_pri; // must beblow 4G mem_hole.hole_startk = (unsigned int)limitk_pri; // must be below 4G
mem_hole.node_id = i; mem_hole.node_id = i;
break; //only one hole break; //only one hole
} }
@@ -858,7 +858,7 @@ static void cpu_bus_scan(struct device *dev)
u32 lapicid_start = 0; u32 lapicid_start = 0;
/* /*
* APIC ID calucation is tightly coupled with AGESA v5 code. * APIC ID calculation is tightly coupled with AGESA v5 code.
* This calculation MUST match the assignment calculation done * This calculation MUST match the assignment calculation done
* in LocalApicInitializationAtEarly() function. * in LocalApicInitializationAtEarly() function.
* And reference GetLocalApicIdForCore() * And reference GetLocalApicIdForCore()

4
src/northbridge/amd/pi/00730F01/northbridge.c
View File

@@ -869,7 +869,7 @@ static struct hw_mem_hole_info get_hw_mem_hole_info(void)
base_k = ((resource_t)(d.base & 0x1fffff00)) <<9; base_k = ((resource_t)(d.base & 0x1fffff00)) <<9;
if (base_k > 4 *1024 * 1024) break; // don't need to go to check if (base_k > 4 *1024 * 1024) break; // don't need to go to check
if (limitk_pri != base_k) { // we find the hole if (limitk_pri != base_k) { // we find the hole
mem_hole.hole_startk = (unsigned int)limitk_pri; // must beblow 4G mem_hole.hole_startk = (unsigned int)limitk_pri; // must be below 4G
mem_hole.node_id = i; mem_hole.node_id = i;
break; //only one hole break; //only one hole
} }
@@ -1097,7 +1097,7 @@ static void cpu_bus_scan(struct device *dev)
u32 lapicid_start = 0; u32 lapicid_start = 0;
/* /*
* APIC ID calucation is tightly coupled with AGESA v5 code. * APIC ID calculation is tightly coupled with AGESA v5 code.
* This calculation MUST match the assignment calculation done * This calculation MUST match the assignment calculation done
* in LocalApicInitializationAtEarly() function. * in LocalApicInitializationAtEarly() function.
* And reference GetLocalApicIdForCore() * And reference GetLocalApicIdForCore()