sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add SSE3 dependent code

Browse Source 
This change separates out changes that were initially found
in the commit for XHCI and AHCI changes to "arch/x86/Makefile.
inc".  It also corrects a comment.  The SSE3 dependent code
adds a pair of CR4 access functions and a blob of code that
re-sets CR4.OSFXSR and CR4.OSXMMEXCPT.

Change-Id: Id97256978da81589d97dcae97981a049101b5258
Signed-off-by: Frank Vibrans <frank.vibrans@amd.com>
Signed-off-by: efdesign98 <efdesign98@gmail.com>
Reviewed-on: http://review.coreboot.org/113
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
efdesign98 2011-07-20 20:11:46 -06:00 committed by Patrick Georgi
parent 00c8c4a316
commit 3cab93ce8e
1 changed files with 32 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
src/cpu/x86/lapic/lapic_cpu_init.c Normal file → Executable file
View File

@ -262,7 +262,7 @@ int start_cpu(device_t cpu)
if (result) { if (result) {
result = 0; result = 0;
/* Wait 1s or until the new the new cpu calls in */ /* Wait 1s or until the new cpu calls in */
for(count = 0; count < 100000 ; count++) { for(count = 0; count < 100000 ; count++) {
if (secondary_stack == 0) { if (secondary_stack == 0) {
result = 1; result = 1;
@ -338,6 +338,26 @@ void stop_this_cpu(void)
} }
#endif #endif
#ifdef __SSE3__
static __inline__ __attribute__((always_inline)) unsigned long readcr4(void)
{
unsigned long value;
__asm__ __volatile__ (
"mov %%cr4, %[value]"
: [value] "=a" (value));
return value;
}
static __inline__ __attribute__((always_inline)) void writecr4(unsigned long Data)
{
__asm__ __volatile__ (
"mov %%eax, %%cr4"
:
: "a" (Data)
);
}
#endif
/* C entry point of secondary cpus */ /* C entry point of secondary cpus */
void secondary_cpu_init(void) void secondary_cpu_init(void)
{ {
@ -347,6 +367,17 @@ void secondary_cpu_init(void)
spin_lock(&start_cpu_lock); spin_lock(&start_cpu_lock);
#endif #endif
#endif #endif
#ifdef __SSE3__
/*
* Seems that CR4 was cleared when AP start via lapic_start_cpu()
* Turn on CR4.OSFXSR and CR4.OSXMMEXCPT when SSE options enabled
*/
u32 cr4_val;
cr4_val = readcr4();
cr4_val |= (1 << 9 | 1 << 10);
writecr4(cr4_val);
#endif
cpu_initialize(); cpu_initialize();
#if CONFIG_SERIAL_CPU_INIT == 1 #if CONFIG_SERIAL_CPU_INIT == 1
#if CONFIG_MAX_CPUS>2 #if CONFIG_MAX_CPUS>2