sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/octopus: Configure PERST_0 pin

Browse Source 
According to the schematic, Octopus boards have WLAN_PE_RST connected to
GPIO_164. This change configures that properly in devicetree.

BUG=None
TEST=None

Change-Id: I2ba4839e036f02c5e0316d08599894879133894a
Signed-off-by: Justin TerAvest <teravest@chromium.org>
Reviewed-on: https://review.coreboot.org/25248
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Justin TerAvest
2018-03-16 12:50:13 -06:00
committed by Aaron Durbin
parent 22595f6e45
commit 3cb00ef84e
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/mainboard/google/octopus/variants/baseboard/devicetree.cb
View File

@@ -3,6 +3,9 @@ chip soc/intel/apollolake
device lapic 0 on end device lapic 0 on end
end end
# GPIO for PERST_0 (WLAN_PE_RST)
register "prt0_gpio" = "GPIO_164"
# EMMC TX DATA Delay 1 # EMMC TX DATA Delay 1
# Refer to EDS-Vol2-16.33. # Refer to EDS-Vol2-16.33.
# [14:8] steps of delay for HS400, each 125ps. # [14:8] steps of delay for HS400, each 125ps.