sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/tigerlake: Remove eMMC/SD support

Browse Source 
Tigerlake platform does not have built in eMMC/SD support so all
this code is unused and can be removed.

Change-Id: I70ff983d175375171d5a649378f32f1062c0876d
Signed-off-by: Duncan Laurie <dlaurie@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40372
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Duncan Laurie
2020-04-07 14:33:37 -07:00
committed by Duncan Laurie
parent 1e06611768
commit 3ed55e5da1
4 changed files with 0 additions and 42 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/soc/intel/tigerlake/Makefile.inc
View File

@ -43,7 +43,6 @@ ramstage-y += pmc.c
ramstage-y += reset.c ramstage-y += reset.c
ramstage-y += smmrelocate.c ramstage-y += smmrelocate.c
ramstage-y += systemagent.c ramstage-y += systemagent.c
ramstage-y += sd.c
ramstage-y += me.c ramstage-y += me.c
smm-y += gpio.c smm-y += gpio.c

9
src/soc/intel/tigerlake/chip.h
View File

@ -127,12 +127,6 @@ struct soc_intel_tigerlake_config {
/* SMBus */ /* SMBus */
uint8_t SmbusEnable; uint8_t SmbusEnable;
/* eMMC and SD */
uint8_t ScsEmmcHs400Enabled;
/* Enable if SD Card Power Enable Signal is Active High */
uint8_t SdCardPowerEnableActiveHigh;
/* Integrated Sensor */ /* Integrated Sensor */
uint8_t PchIshEnable; uint8_t PchIshEnable;
@ -210,9 +204,6 @@ struct soc_intel_tigerlake_config {
DEBUG_INTERFACE_TRACEHUB = (1 << 5), DEBUG_INTERFACE_TRACEHUB = (1 << 5),
} debug_interface_flag; } debug_interface_flag;
/* GPIO SD card detect pin */
unsigned int sdcard_cd_gpio;
/* Enable Pch iSCLK */ /* Enable Pch iSCLK */
uint8_t pch_isclk; uint8_t pch_isclk;

1
src/soc/intel/tigerlake/include/soc/pcr_ids.h
View File

@ -12,7 +12,6 @@
/* /*
* Port ids * Port ids
*/ */
#define PID_EMMC 0x52
#define PID_SDX 0x53 #define PID_SDX 0x53
#define PID_GPIOCOM0 0x6e #define PID_GPIOCOM0 0x6e

31
src/soc/intel/tigerlake/sd.c
View File

@ -1,31 +0,0 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
/*
* This file is created based on Intel Tiger Lake Processor PCH Datasheet
* Document number: 575857
* Chapter number: 26
*/
#include <intelblocks/sd.h>
#include <soc/soc_chip.h>
int sd_fill_soc_gpio_info(struct acpi_gpio *gpio, struct device *dev)
{
config_t *config = config_of(dev);
if (!config->sdcard_cd_gpio)
return -1;
gpio->type = ACPI_GPIO_TYPE_INTERRUPT;
gpio->pull = ACPI_GPIO_PULL_NONE;
gpio->irq.mode = ACPI_IRQ_EDGE_TRIGGERED;
gpio->irq.polarity = ACPI_IRQ_ACTIVE_BOTH;
gpio->irq.shared = ACPI_IRQ_SHARED;
gpio->irq.wake = ACPI_IRQ_WAKE;
gpio->interrupt_debounce_timeout = 10000; /* 100ms */
gpio->pin_count = 1;
gpio->pins[0] = config->sdcard_cd_gpio;
return 0;
}