[RFC]util/checklist: Remove this functionality

It was only hooked up for galileo board when using the obsolete
FSP1.1. I don't see how it can be useful...

Change-Id: Ifd7cbd664cfa3b729a11c885134fd9b5de62a96c
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/30691
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Arthur Heymans
2019-01-06 14:09:31 +01:00
committed by Patrick Georgi
parent 3d3152eec7
commit 3ef017c4d4
16 changed files with 0 additions and 757 deletions

View File

@@ -1091,36 +1091,6 @@ config MAX_REBOOT_CNT
with the normal image enabled before assuming the normal image is defective
and switching to the fallback image.
config CREATE_BOARD_CHECKLIST
bool
default n
help
When selected, creates a webpage showing the implementation status for
the board. Routines highlighted in green are complete, yellow are
optional and red are required and must be implemented. A table is
produced for each stage of the boot process except the bootblock. The
red items may be used as an implementation checklist for the board.
config MAKE_CHECKLIST_PUBLIC
bool
default n
help
When selected, build/$(CONFIG_MAINBOARD_PART_NUMBER)_checklist.html
is copied into the Documentation/$(CONFIG_MAINBOARD_VENDOR)/Board
directory.
config CHECKLIST_DATA_FILE_LOCATION
string
help
Location of the <stage>_complete.dat and <stage>_optional.dat files
that are consumed during checklist processing. <stage>_complete.dat
contains the symbols that are expected to be in the resulting image.
<stage>_optional.dat is a subset of <stage>_complete.dat and contains
a list of weak symbols which the resulting image may consume. Other
symbols contained only in <stage>_complete.dat will be flagged as
required and not implemented if a weak implementation is found in the
resulting image.
config UNCOMPRESSED_RAMSTAGE
bool

View File

@@ -86,10 +86,6 @@ config USE_GENERIC_FSP_CAR_INC
The chipset can select this to use a generic cache_as_ram.inc file
that should be good for all FSP based platforms.
config CHECKLIST_DATA_FILE_LOCATION
string
default "src/vendorcode/intel/fsp/fsp1_1/checklist"
config RESET_ON_INVALID_RAMSTAGE_CACHE
bool "Reset the system on S3 wake when ramstage cache invalid."
default n

View File

@@ -146,10 +146,6 @@ config VERIFY_HOBS
Verify that the HOBs required by coreboot are returned by FSP and
that the resource HOBs are in the correct order and position.
config CHECKLIST_DATA_FILE_LOCATION
string
default "src/vendorcode/intel/fsp/fsp2_0/checklist"
config RESET_ON_INVALID_RAMSTAGE_CACHE
bool "Reset the system on S3 wake when ramstage cache invalid."
default n

View File

@@ -18,7 +18,6 @@ if BOARD_INTEL_GALILEO
config BOARD_SPECIFIC_OPTIONS
def_bool y
select BOARD_ROMSIZE_KB_8192
# select CREATE_BOARD_CHECKLIST
select ENABLE_BUILTIN_HSUART1
select HAVE_ACPI_TABLES
select SOC_INTEL_QUARK
@@ -52,7 +51,6 @@ choice
config FSP_VERSION_1_1
bool "FSP 1.1"
select CREATE_BOARD_CHECKLIST
select PLATFORM_USES_FSP1_1
# select ADD_FSP_RAW_BIN
help

View File

@@ -1,10 +0,0 @@
bootblock_c_entry
bootblock_mainboard_early_init
bootblock_mainboard_init
bootblock_main_with_timestamp
bootblock_pre_c_entry
bootblock_protected_mode_entry
bootblock_soc_early_init
bootblock_soc_init
tsc_freq_mhz
uart_init

View File

@@ -1,6 +0,0 @@
bootblock_c_entry
bootblock_mainboard_early_init
bootblock_mainboard_init
bootblock_soc_early_init
bootblock_soc_init
uart_init

View File

@@ -1,53 +0,0 @@
acpi_create_serialio_ssdt
arch_segment_loaded
backup_top_of_ram
boot_device_init
cbfs_master_header_locator
cbmem_fail_resume
clear_recovery_mode_switch
cpu_smi_handler
fw_cfg_acpi_tables
get_sw_write_protect_state
get_top_of_ram
gpio_acpi_path
init_timer
lb_board
lb_framebuffer
mainboard_add_dimm_info
mainboard_io_trap_handler
mainboard_post
mainboard_silicon_init_params
mainboard_smi_apmc
mainboard_smi_gpi
mainboard_smi_sleep
mainboard_suspend_resume
map_oprom_vendev
mirror_payload
northbridge_smi_handler
nvm_mmio_to_flash_offset
platform_prog_run
platform_segment_loaded
save_chromeos_gpios
smbios_mainboard_bios_version
smbios_mainboard_manufacturer
smbios_mainboard_product_name
smbios_mainboard_serial_number
smbios_mainboard_set_uuid
smbios_mainboard_version
smm_disable_busmaster
soc_after_silicon_init
soc_display_silicon_init_params
soc_fill_acpi_wake
soc_silicon_init_params
soc_skip_ucode_update
southbridge_smi_handler
stage_cache_add
stage_cache_load_stage
timestamp_get
timestamp_tick_freq_mhz
tsc_freq_mhz
vb2ex_hwcrypto_digest_extend
vb2ex_hwcrypto_digest_finalize
vb2ex_hwcrypto_digest_init
wifi_regulatory_domain
write_smp_table

View File

@@ -1,46 +0,0 @@
arch_segment_loaded
backup_top_of_ram
boot_device_init
cbmem_fail_resume
clear_recovery_mode_switch
cpu_smi_handler
fw_cfg_acpi_tables
get_sw_write_protect_state
get_top_of_ram
gpio_acpi_path
lb_board
lb_framebuffer
mainboard_add_dimm_info
mainboard_io_trap_handler
mainboard_post
mainboard_silicon_init_params
mainboard_smi_apmc
mainboard_smi_gpi
mainboard_smi_sleep
mainboard_suspend_resume
map_oprom_vendev
mirror_payload
northbridge_smi_handler
nvm_mmio_to_flash_offset
platform_prog_run
platform_segment_loaded
save_chromeos_gpios
smbios_mainboard_bios_version
smbios_mainboard_manufacturer
smbios_mainboard_product_name
smbios_mainboard_serial_number
smbios_mainboard_set_uuid
smbios_mainboard_version
smm_disable_busmaster
soc_after_silicon_init
soc_display_silicon_init_params
soc_silicon_init_params
soc_skip_ucode_update
southbridge_smi_handler
stage_cache_add
stage_cache_load_stage
vb2ex_hwcrypto_digest_extend
vb2ex_hwcrypto_digest_finalize
vb2ex_hwcrypto_digest_init
wifi_regulatory_domain
write_smp_table

View File

@@ -1,53 +0,0 @@
arch_segment_loaded
backup_top_of_ram
boot_device_init
car_stage_entry
cbfs_master_header_locator
cbmem_fail_resume
clear_recovery_mode_switch
cpu_smi_handler
fill_power_state
get_sw_write_protect_state
get_top_of_ram
gpio_acpi_path
init_timer
mainboard_add_dimm_info
mainboard_check_ec_image
mainboard_fill_spd_data
mainboard_io_trap_handler
mainboard_memory_init_params
mainboard_post
mainboard_romstage_entry
mainboard_save_dimm_info
mainboard_smi_apmc
mainboard_smi_gpi
mainboard_smi_sleep
map_oprom_vendev
migrate_power_state
mrc_cache_get_current_with_version
mrc_cache_stash_data_with_version
platform_prog_run
platform_segment_loaded
print_fsp_info
raminit
ramstage_cache_invalid
report_memory_config
romstage_common
save_chromeos_gpios
set_max_freq
setup_stack_and_mtrrs
smm_region
smm_region_size
soc_after_ram_init
soc_display_memory_init_params
soc_memory_init_params
soc_pre_ram_init
southbridge_smi_handler
stage_cache_add
stage_cache_load_stage
timestamp_get
tsc_freq_mhz
vb2ex_hwcrypto_digest_extend
vb2ex_hwcrypto_digest_finalize
vb2ex_hwcrypto_digest_init
vboot_platform_prepare_reboot

View File

@@ -1,33 +0,0 @@
arch_segment_loaded
backup_top_of_ram
boot_device_init
car_stage_entry
cbmem_fail_resume
clear_recovery_mode_switch
cpu_smi_handler
get_sw_write_protect_state
get_top_of_ram
gpio_acpi_path
mainboard_add_dimm_info
mainboard_check_ec_image
mainboard_io_trap_handler
mainboard_post
mainboard_romstage_entry
mainboard_save_dimm_info
mainboard_smi_apmc
mainboard_smi_gpi
mainboard_smi_sleep
map_oprom_vendev
platform_prog_run
platform_segment_loaded
save_chromeos_gpios
soc_after_ram_init
soc_display_memory_init_params
soc_memory_init_params
soc_pre_ram_init
southbridge_smi_handler
stage_cache_add
stage_cache_load_stage
vb2ex_hwcrypto_digest_extend
vb2ex_hwcrypto_digest_finalize
vb2ex_hwcrypto_digest_init

View File

@@ -1,33 +0,0 @@
arch_segment_loaded
backup_top_of_ram
boot_device_init
car_mainboard_post_console_init
car_mainboard_pre_console_init
car_soc_post_console_init
car_soc_pre_console_init
cbfs_master_header_locator
cbmem_fail_resume
clear_recovery_mode_switch
cpu_smi_handler
get_sw_write_protect_state
gpio_acpi_path
init_timer
mainboard_check_ec_image
mainboard_io_trap_handler
mainboard_post
mainboard_smi_apmc
mainboard_smi_gpi
mainboard_smi_sleep
map_oprom_vendev
platform_prog_run
platform_segment_loaded
save_chromeos_gpios
stage_cache_add
stage_cache_load_stage
timestamp_get
tsc_freq_mhz
vb2ex_hwcrypto_digest_extend
vb2ex_hwcrypto_digest_finalize
vb2ex_hwcrypto_digest_init
vboot_platform_prepare_reboot
verstage_mainboard_init

View File

@@ -1,20 +0,0 @@
arch_segment_loaded
backup_top_of_ram
boot_device_init
car_mainboard_post_console_init
car_mainboard_pre_console_init
car_soc_post_console_init
car_soc_pre_console_init
mainboard_check_ec_image
mainboard_post
platform_prog_run
platform_segment_loaded
stage_cache_add
stage_cache_load_stage
timestamp_get
tsc_freq_mhz
vb2ex_hwcrypto_digest_extend
vb2ex_hwcrypto_digest_finalize
vb2ex_hwcrypto_digest_init
vboot_platform_prepare_reboot
verstage_mainboard_init