sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/brask/variants/moli: modify psys_pl2 for 15W and 28W SOC

Browse Source 
Moli has 90W adapter for 15W SOC and 135W adapter for 28W SOC, so modify the Psys_PL2 for both 15W and 28W SOC.
-set 90W Psys_PL2 for 15W SOC
-set 135W Psys_PL2 for 28W SOC

BUG=b:242119726
TEST=emerge-brask coreboot

Signed-off-by: Raihow Shi <raihow_shi@wistron.corp-partner.google.com>
Change-Id: If8f9006d797d74f6d5d802d445edc425a4700420
Reviewed-on: https://review.coreboot.org/c/coreboot/+/66601
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
Raihow Shi
2022-08-10 21:20:21 +08:00
committed by Martin L Roth
parent d914292142
commit 41714ed541
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/mainboard/google/brya/variants/moli/ramstage.c
View File

@@ -20,10 +20,10 @@ const struct cpu_power_limits limits[] = {
const struct system_power_limits sys_limits[] = { const struct system_power_limits sys_limits[] = {
/* SKU_ID, TDP (Watts), psys_pl2 (Watts) */ /* SKU_ID, TDP (Watts), psys_pl2 (Watts) */
{ PCI_DID_INTEL_ADL_P_ID_10, 15, 135 }, { PCI_DID_INTEL_ADL_P_ID_10, 15, 90 },
{ PCI_DID_INTEL_ADL_P_ID_7, 15, 135 }, { PCI_DID_INTEL_ADL_P_ID_7, 15, 90 },
{ PCI_DID_INTEL_ADL_P_ID_6, 15, 135 }, { PCI_DID_INTEL_ADL_P_ID_6, 15, 90 },
{ PCI_DID_INTEL_ADL_P_ID_5, 28, 230 }, { PCI_DID_INTEL_ADL_P_ID_5, 28, 135 },
}; };
const struct psys_config psys_config = { const struct psys_config psys_config = {