sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

lib/edid.c: Remove trailing space from detailed mode output

Browse Source 
When the bit for interlaced mode is not set, a trailing space is added
to the end.

As the space is already accounted for in `" interlaced"`, remove that
space.

TEST=Boot on Lenovo X60t, and verify the trailing space in the detailed
     mode is gone.

Change-Id: I4114c9e61a040fa005c806404ec51c12e2f02f4d
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/17644
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
This commit is contained in:
Paul Menzel
2016-11-29 21:02:04 +01:00
committed by Patrick Georgi
parent bf33b03acf
commit 433bf770fc
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/lib/edid.c
View File

@@ -573,7 +573,7 @@ detailed_block(struct edid *result_edid, unsigned char *x, int in_extension,
"Detailed mode (IN HEX): Clock %d KHz, %x mm x %x mm\n" "Detailed mode (IN HEX): Clock %d KHz, %x mm x %x mm\n"
" %04x %04x %04x %04x hborder %x\n" " %04x %04x %04x %04x hborder %x\n"
" %04x %04x %04x %04x vborder %x\n" " %04x %04x %04x %04x vborder %x\n"
" %chsync %cvsync%s%s %s\n", " %chsync %cvsync%s%s%s\n",
out->mode.pixel_clock, out->mode.pixel_clock,
extra_info.x_mm, extra_info.x_mm,
extra_info.y_mm, extra_info.y_mm,