mb/google/brask/variants/moli: enable USB retimer
Enable USB retimer in moli overridetree. BUG=b:233869074 TEST=emerge-brask coreboot. Signed-off-by: Raihow Shi <raihow_shi@wistron.corp-partner.google.com> Change-Id: Ib7ea0b0d85776857d07e129935059397720fa0e8 Reviewed-on: https://review.coreboot.org/c/coreboot/+/64665 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
@@ -34,6 +34,13 @@ chip soc/intel/alderlake
|
|||||||
device generic 0 on end
|
device generic 0 on end
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
device ref tcss_dma1 on
|
||||||
|
chip drivers/intel/usb4/retimer
|
||||||
|
register "dfp[0].power_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_E4)"
|
||||||
|
use tcss_usb3_port3 as dfp[0].typec_port
|
||||||
|
device generic 0 on end
|
||||||
|
end
|
||||||
|
end # USB4 Port
|
||||||
device ref pcie4_0 on
|
device ref pcie4_0 on
|
||||||
# Enable CPU PCIE RP 1 using CLK 0
|
# Enable CPU PCIE RP 1 using CLK 0
|
||||||
register "cpu_pcie_rp[CPU_RP(1)]" = "{
|
register "cpu_pcie_rp[CPU_RP(1)]" = "{
|
||||||
|
Reference in New Issue
Block a user