sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Remove remaining unnecessary ENV_RAMSTAGE guard

Browse Source 
TEST=Able to build coreboot for CML.

Change-Id: I8a6a97d59277ebfc498c83bb039436ed7c89d2cd
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32802
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: ron minnich <rminnich@gmail.com>
This commit is contained in:
Subrata Banik
2019-05-15 20:08:55 +05:30
parent dce10f8f92
commit 48b6be81a5
1 changed files with 0 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/drivers/intel/fsp2_0/include/fsp/info_header.h
View File

@@ -44,7 +44,6 @@ struct fsp_header {
enum cb_err fsp_identify(struct fsp_header *hdr, const void *fsp_blob); enum cb_err fsp_identify(struct fsp_header *hdr, const void *fsp_blob);
#if ENV_RAMSTAGE
/* /*
* This is a FSP_INFO_HEADER that came from fsps.bin blob. It contains * This is a FSP_INFO_HEADER that came from fsps.bin blob. It contains
* both SiliconInit and Notify APIs. When SiliconInit is loaded the * both SiliconInit and Notify APIs. When SiliconInit is loaded the
@@ -52,6 +51,5 @@ enum cb_err fsp_identify(struct fsp_header *hdr, const void *fsp_blob);
* header parsing again. * header parsing again.
*/ */
extern struct fsp_header fsps_hdr; extern struct fsp_header fsps_hdr;
#endif
#endif /* _FSP2_0_INFO_HEADER_H_ */ #endif /* _FSP2_0_INFO_HEADER_H_ */