sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

vc/amd/opensil/genoa_poc/mpio/chip: fix typo in pcie_aspm enum name

Browse Source 
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: I60ac259d2aa0bd500063a5c841ba33e576e022f7
Reviewed-on: https://review.coreboot.org/c/coreboot/+/80702
Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Felix Held
2024-02-22 16:40:07 +01:00
parent b9e80df84e
commit 4e3d2a16ff
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/vendorcode/amd/opensil/genoa_poc/mpio/chip.h
View File

@@ -43,7 +43,7 @@ enum pcie_link_speed {
}; };
/* Sync with PCIE_ASPM_TYPE */ /* Sync with PCIE_ASPM_TYPE */
enum pcie_asmp { enum pcie_aspm {
aspm_disabled, aspm_disabled,
L0s, L0s,
L1, L1,
@@ -57,7 +57,7 @@ struct vendorcode_amd_opensil_genoa_poc_mpio_config {
uint8_t gpio_group; uint8_t gpio_group;
enum mpio_hotplug hotplug; enum mpio_hotplug hotplug;
enum pcie_link_speed speed; enum pcie_link_speed speed;
enum pcie_asmp aspm; enum pcie_aspm aspm;
uint8_t aspm_l1_1 : 1; uint8_t aspm_l1_1 : 1;
uint8_t aspm_l1_2 : 1; uint8_t aspm_l1_2 : 1;
uint8_t clock_pm : 1; uint8_t clock_pm : 1;