sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/lenovo/t420: Use vendor default power limits

Browse Source 
Also set the vendor default TCC offset temperature

Change-Id: Ia187b67ae28fbcda7d5d0e35ec64a3b21d97a21b
Signed-off-by: Anastasios Koutian <akoutian2@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/83280
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Anastasios Koutian 2024-05-07 20:46:59 +01:00 committed by Nico Huber
parent 3c9944ea41
commit 524fc52bdd
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/mainboard/lenovo/t420/devicetree.cb
View File

@ -18,6 +18,11 @@ chip northbridge/intel/sandybridge
register "spd_addresses" = "{0x50, 0, 0x51, 0}" register "spd_addresses" = "{0x50, 0, 0x51, 0}"
chip cpu/intel/model_206ax chip cpu/intel/model_206ax
# Values obtained from vendor BIOS # Values obtained from vendor BIOS
register "tcc_offset" = "3"
register "pl1_mw" = "35000"
register "pl2_mw" = "43750"
register "pp0_current_limit" = "97"
register "pp1_current_limit" = "32"
register "pp0_psi[VR12_PSI2]" = "{VR12_ALL_PHASES, 5}" register "pp0_psi[VR12_PSI2]" = "{VR12_ALL_PHASES, 5}"
register "pp0_psi[VR12_PSI3]" = "{VR12_ALL_PHASES, 1}" register "pp0_psi[VR12_PSI3]" = "{VR12_ALL_PHASES, 1}"
register "pp1_psi[VR12_PSI2]" = "{VR12_ALL_PHASES, 5}" register "pp1_psi[VR12_PSI2]" = "{VR12_ALL_PHASES, 5}"