sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Derive lvds_dual_channel from EDID timings.

Browse Source 
Based on the info by Felix Held.

Change-Id: Iab84dd8a0e3c942da20a6e21db5510e4ad16cadd
Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com>
Reviewed-on: http://review.coreboot.org/11857
Tested-by: build bot (Jenkins)
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
Vladimir Serbinenko
2015-10-10 23:58:08 +02:00
parent 68c70994e5
commit 551cff08d5
22 changed files with 51 additions and 49 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
src/lib/edid.c
View File

@ -446,6 +446,21 @@ detailed_block(struct edid *out, unsigned char *x, int in_extension,
if (! c->did_detailed_timing){
/* Edid contains pixel clock in terms of 10KHz */
out->mode.pixel_clock = (x[0] + (x[1] << 8)) * 10;
/*
LVDS supports following pixel clocks
25000...112000 kHz: single channel
80000...224000 kHz: dual channel
There is some overlap in theoretically supported
pixel clock between single-channel and dual-channel.
In practice with current panels all panels
<= 75200 kHz: single channel
>= 97750 kHz: dual channel
We have no samples between those values, so put a
threshold at 95000 kHz. If we get anything over
95000 kHz with single channel, we can make this
more sofisticated but it's currently not needed.
*/
out->mode.lvds_dual_channel = (out->mode.pixel_clock >= 95000);
extra_info.x_mm = (x[12] + ((x[14] & 0xF0) << 4));
extra_info.y_mm = (x[13] + ((x[14] & 0x0F) << 8));
out->mode.ha = (x[2] + ((x[4] & 0xF0) << 4));