soc/amd/stoneyridge/acpi: use common AMD MADT code
Now that Stoneyridge also reports the GNB IOAPIC on the domain and with the IOMMU_IOAPIC_IDX resource index the common AMD MADT code expects, we ca switch over to using this common code on Stoneyridge too. TEST=The resulting MADT doesn't change on Careena Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: If4ce71a47827e144c4d4991152101650904901f2 Reviewed-on: https://review.coreboot.org/c/coreboot/+/79885 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
This commit is contained in:
@@ -18,6 +18,7 @@ config SOC_AMD_STONEYRIDGE
|
|||||||
select SOC_AMD_COMMON_BLOCK_ACPI
|
select SOC_AMD_COMMON_BLOCK_ACPI
|
||||||
select SOC_AMD_COMMON_BLOCK_ACPI_GPIO
|
select SOC_AMD_COMMON_BLOCK_ACPI_GPIO
|
||||||
select SOC_AMD_COMMON_BLOCK_ACPI_CPU_POWER_STATE
|
select SOC_AMD_COMMON_BLOCK_ACPI_CPU_POWER_STATE
|
||||||
|
select SOC_AMD_COMMON_BLOCK_ACPI_MADT
|
||||||
select SOC_AMD_COMMON_BLOCK_ACPIMMIO
|
select SOC_AMD_COMMON_BLOCK_ACPIMMIO
|
||||||
select SOC_AMD_COMMON_BLOCK_ACPIMMIO_BIOSRAM
|
select SOC_AMD_COMMON_BLOCK_ACPIMMIO_BIOSRAM
|
||||||
select SOC_AMD_COMMON_BLOCK_ACPIMMIO_PM_IO_ACCESS
|
select SOC_AMD_COMMON_BLOCK_ACPIMMIO_PM_IO_ACCESS
|
||||||
|
@@ -22,13 +22,6 @@
|
|||||||
#include <soc/southbridge.h>
|
#include <soc/southbridge.h>
|
||||||
#include <soc/northbridge.h>
|
#include <soc/northbridge.h>
|
||||||
|
|
||||||
unsigned long acpi_fill_madt(unsigned long current)
|
|
||||||
{
|
|
||||||
current += acpi_create_madt_ioapic_from_hw((acpi_madt_ioapic_t *)current, IO_APIC2_ADDR);
|
|
||||||
|
|
||||||
return current;
|
|
||||||
}
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Reference section 5.2.9 Fixed ACPI Description Table (FADT)
|
* Reference section 5.2.9 Fixed ACPI Description Table (FADT)
|
||||||
* in the ACPI 3.0b specification.
|
* in the ACPI 3.0b specification.
|
||||||
|
Reference in New Issue
Block a user