- Added suport for enabling USB P4 on the olpc
USB P4 is disabled by default and we need to setup the mux bits proper to make it work. This is the frame work for that. All thats needed is the right address values git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2387 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
@@ -731,10 +731,14 @@
|
||||
/* */
|
||||
/* USB2*/
|
||||
/* */
|
||||
#define USB2_SB_GLD_MSR_CAP ( MSR_SB_USB2 + 0x00)
|
||||
#define USB2_SB_GLD_MSR_CONF ( MSR_SB_USB2 + 0x01)
|
||||
#define USB2_SB_GLD_MSR_PM ( MSR_SB_USB2 + 0x04)
|
||||
|
||||
#define USB2_SB_GLD_MSR_CAP ( MSR_SB_USB2 + 0x00)
|
||||
#define USB2_SB_GLD_MSR_CONF ( MSR_SB_USB2 + 0x01)
|
||||
#define USB2_SB_GLD_MSR_PM ( MSR_SB_USB2 + 0x04)
|
||||
#define USB2_SB_GLD_MSR_OHCI_BASE ( MSR_SB_USB2 + 0x08)
|
||||
#define USB2_SB_GLD_MSR_EHCI_BASE ( MSR_SB_USB2 + 0x09)
|
||||
#define USB2_SB_GLD_MSR_DEVCTL_BASE ( MSR_SB_USB2 + 0x0A)
|
||||
#define USB2_SB_GLD_MSR_UOC_BASE ( MSR_SB_USB2 + 0x0B) /* Option controller base */
|
||||
|
||||
/* */
|
||||
/* ATA*/
|
||||
|
Reference in New Issue
Block a user