AGESA f14/f15tn/f16kb: Factor out PCI MMIO base/size
We set BLDCFG_PCI_MMIO_BASE and BLDCFG_PCI_MMIO_SIZE to the same values everywhere, so we might as well factor them out. As we have equivalent Kconfig options in coreboot, also deprecate overriding them via BLDCFG. TEST=Use abuild --timeless to check that all AGESA f14/f15tn/f16kb mainboards result in identical coreboot binaries. Change-Id: I7244c39d2c2aa02a3a9092ddae98e4ac9da89107 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41595 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Mike Banon <mikebdp2@gmail.com>
This commit is contained in:
@ -54,9 +54,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -66,8 +66,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 15000
|
||||
|
@ -63,8 +63,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 90000
|
||||
|
@ -54,9 +54,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -54,9 +54,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -63,8 +63,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 90000
|
||||
|
@ -54,9 +54,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -62,9 +62,6 @@
|
||||
* needed by the system.
|
||||
*/
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -66,8 +66,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 15000
|
||||
|
@ -82,8 +82,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 15000
|
||||
|
@ -76,8 +76,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 90000
|
||||
|
@ -66,8 +66,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 15000
|
||||
|
@ -66,8 +66,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 15000
|
||||
|
@ -66,8 +66,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 15000
|
||||
|
@ -54,9 +54,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -54,9 +54,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -66,8 +66,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 15000
|
||||
|
@ -71,8 +71,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 15000
|
||||
|
@ -77,8 +77,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 90000
|
||||
|
@ -68,9 +68,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -77,8 +77,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 90000
|
||||
|
@ -54,9 +54,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -54,9 +54,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -76,8 +76,6 @@
|
||||
|
||||
//#define BLDCFG_FORCE_INDEPENDENT_PSD_OBJECT TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
/* Build configuration values here.
|
||||
*/
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 90000
|
||||
|
@ -54,9 +54,6 @@
|
||||
#define BLDOPT_REMOVE_GFX_RECOVERY TRUE
|
||||
#define BLDOPT_REMOVE_EARLY_SAMPLES TRUE
|
||||
|
||||
#define BLDCFG_PCI_MMIO_BASE CONFIG_MMCONF_BASE_ADDRESS
|
||||
#define BLDCFG_PCI_MMIO_SIZE CONFIG_MMCONF_BUS_NUMBER
|
||||
|
||||
#define BLDCFG_VRM_CURRENT_LIMIT 24000
|
||||
//#define BLDCFG_VRM_NB_CURRENT_LIMIT 0
|
||||
#define BLDCFG_VRM_LOW_POWER_THRESHOLD 24000
|
||||
|
@ -1081,17 +1081,9 @@ CONST UINT32 ROMDATA AmdPlatformTypeCgf = CFG_AMD_PLATFORM_TYPE;
|
||||
#define CFG_PLATFORM_POWER_POLICY_MODE (Performance)
|
||||
#endif
|
||||
|
||||
#ifdef BLDCFG_PCI_MMIO_BASE
|
||||
#define CFG_PCI_MMIO_BASE (BLDCFG_PCI_MMIO_BASE)
|
||||
#else
|
||||
#define CFG_PCI_MMIO_BASE (0)
|
||||
#endif
|
||||
#define CFG_PCI_MMIO_BASE (CONFIG_MMCONF_BASE_ADDRESS)
|
||||
|
||||
#ifdef BLDCFG_PCI_MMIO_SIZE
|
||||
#define CFG_PCI_MMIO_SIZE (BLDCFG_PCI_MMIO_SIZE)
|
||||
#else
|
||||
#define CFG_PCI_MMIO_SIZE (0)
|
||||
#endif
|
||||
#define CFG_PCI_MMIO_SIZE (CONFIG_MMCONF_BUS_NUMBER)
|
||||
|
||||
#ifdef BLDCFG_AP_MTRR_SETTINGS_LIST
|
||||
#define CFG_AP_MTRR_SETTINGS_LIST (BLDCFG_AP_MTRR_SETTINGS_LIST)
|
||||
@ -1102,6 +1094,13 @@ CONST UINT32 ROMDATA AmdPlatformTypeCgf = CFG_AMD_PLATFORM_TYPE;
|
||||
/*---------------------------------------------------------------------------
|
||||
* Processing the options: Third, perform the option cross checks
|
||||
*--------------------------------------------------------------------------*/
|
||||
// Check that deprecated options are not used
|
||||
#ifdef BLDCFG_PCI_MMIO_BASE
|
||||
#error BLDOPT: BLDCFG_PCI_MMIO_BASE has been deprecated in coreboot. Do not use!
|
||||
#endif
|
||||
#ifdef BLDCFG_PCI_MMIO_SIZE
|
||||
#error BLDOPT: BLDCFG_PCI_MMIO_SIZE has been deprecated in coreboot. Do not use!
|
||||
#endif
|
||||
// Assure that at least one type of memory support is included
|
||||
#if OPTION_UDIMMS == FALSE
|
||||
#if OPTION_RDIMMS == FALSE
|
||||
|
@ -2418,17 +2418,9 @@ CONST UINT32 ROMDATA AmdPlatformTypeCgf = CFG_AMD_PLATFORM_TYPE;
|
||||
#define CFG_PLATFORM_POWER_POLICY_MODE (Performance)
|
||||
#endif
|
||||
|
||||
#ifdef BLDCFG_PCI_MMIO_BASE
|
||||
#define CFG_PCI_MMIO_BASE (BLDCFG_PCI_MMIO_BASE)
|
||||
#else
|
||||
#define CFG_PCI_MMIO_BASE (0)
|
||||
#endif
|
||||
#define CFG_PCI_MMIO_BASE (CONFIG_MMCONF_BASE_ADDRESS)
|
||||
|
||||
#ifdef BLDCFG_PCI_MMIO_SIZE
|
||||
#define CFG_PCI_MMIO_SIZE (BLDCFG_PCI_MMIO_SIZE)
|
||||
#else
|
||||
#define CFG_PCI_MMIO_SIZE (0)
|
||||
#endif
|
||||
#define CFG_PCI_MMIO_SIZE (CONFIG_MMCONF_BUS_NUMBER)
|
||||
|
||||
#ifdef BLDCFG_AP_MTRR_SETTINGS_LIST
|
||||
#define CFG_AP_MTRR_SETTINGS_LIST (BLDCFG_AP_MTRR_SETTINGS_LIST)
|
||||
@ -2445,6 +2437,13 @@ CONST UINT32 ROMDATA AmdPlatformTypeCgf = CFG_AMD_PLATFORM_TYPE;
|
||||
/*---------------------------------------------------------------------------
|
||||
* Processing the options: Third, perform the option cross checks
|
||||
*--------------------------------------------------------------------------*/
|
||||
// Check that deprecated options are not used
|
||||
#ifdef BLDCFG_PCI_MMIO_BASE
|
||||
#error BLDOPT: BLDCFG_PCI_MMIO_BASE has been deprecated in coreboot. Do not use!
|
||||
#endif
|
||||
#ifdef BLDCFG_PCI_MMIO_SIZE
|
||||
#error BLDOPT: BLDCFG_PCI_MMIO_SIZE has been deprecated in coreboot. Do not use!
|
||||
#endif
|
||||
// Assure that at least one type of memory support is included
|
||||
#if OPTION_UDIMMS == FALSE
|
||||
#if OPTION_RDIMMS == FALSE
|
||||
|
@ -1426,17 +1426,9 @@ CONST UINT32 ROMDATA AmdPlatformTypeCgf = CFG_AMD_PLATFORM_TYPE;
|
||||
#define CFG_LHTC_TEMPERATURE_LIMIT (0)
|
||||
#endif
|
||||
|
||||
#ifdef BLDCFG_PCI_MMIO_BASE
|
||||
#define CFG_PCI_MMIO_BASE (BLDCFG_PCI_MMIO_BASE)
|
||||
#else
|
||||
#define CFG_PCI_MMIO_BASE (0)
|
||||
#endif
|
||||
#define CFG_PCI_MMIO_BASE (CONFIG_MMCONF_BASE_ADDRESS)
|
||||
|
||||
#ifdef BLDCFG_PCI_MMIO_SIZE
|
||||
#define CFG_PCI_MMIO_SIZE (BLDCFG_PCI_MMIO_SIZE)
|
||||
#else
|
||||
#define CFG_PCI_MMIO_SIZE (0)
|
||||
#endif
|
||||
#define CFG_PCI_MMIO_SIZE (CONFIG_MMCONF_BUS_NUMBER)
|
||||
|
||||
#ifdef BLDCFG_AP_MTRR_SETTINGS_LIST
|
||||
#define CFG_AP_MTRR_SETTINGS_LIST (BLDCFG_AP_MTRR_SETTINGS_LIST)
|
||||
@ -1501,6 +1493,13 @@ CONST UINT32 ROMDATA AmdPlatformTypeCgf = CFG_AMD_PLATFORM_TYPE;
|
||||
/*---------------------------------------------------------------------------
|
||||
* Processing the options: Third, perform the option cross checks
|
||||
*--------------------------------------------------------------------------*/
|
||||
// Check that deprecated options are not used
|
||||
#ifdef BLDCFG_PCI_MMIO_BASE
|
||||
#error BLDOPT: BLDCFG_PCI_MMIO_BASE has been deprecated in coreboot. Do not use!
|
||||
#endif
|
||||
#ifdef BLDCFG_PCI_MMIO_SIZE
|
||||
#error BLDOPT: BLDCFG_PCI_MMIO_SIZE has been deprecated in coreboot. Do not use!
|
||||
#endif
|
||||
// Assure that at least one type of memory support is included
|
||||
#if OPTION_UDIMMS == FALSE
|
||||
#if OPTION_RDIMMS == FALSE
|
||||
|
Reference in New Issue
Block a user