remove trailing whitespace

Browse Source

Change-Id: Ib91889a374515d36a2b12b53aeb12b6ea6e22732
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/364
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>

...

This commit is contained in:

Stefan Reinauer 2011-10-31 12:56:45 -07:00 committed by Patrick Georgi

parent 784544b934

commit 5ff7c13e85

259 changed files with 824 additions and 824 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0

src/cpu/amd/agesa/apic_timer.c Executable file → Normal file

0

src/cpu/amd/agesa/family10/chip.h Executable file → Normal file

0

src/cpu/amd/agesa/family10/chip_name.c Executable file → Normal file

0

src/cpu/amd/agesa/family10/model_10_init.c Executable file → Normal file

0

src/cpu/amd/agesa/family12/chip.h Executable file → Normal file

0

src/cpu/amd/agesa/family12/chip_name.c Executable file → Normal file

0

src/cpu/amd/agesa/family12/model_12_init.c Executable file → Normal file

0

src/cpu/x86/lapic/lapic_cpu_init.c Executable file → Normal file

0

src/include/cpu/amd/amdfam12.h Executable file → Normal file

0

src/mainboard/amd/inagua/dimmSpd.h Executable file → Normal file

0

src/mainboard/amd/persimmon/dimmSpd.h Executable file → Normal file

0

src/mainboard/amd/tilapia_fam10/mainboard.c Executable file → Normal file

0

src/mainboard/amd/tilapia_fam10/romstage.c Executable file → Normal file

0

src/mainboard/amd/torpedo/BiosCallOuts.c Executable file → Normal file

0

src/mainboard/amd/torpedo/BiosCallOuts.h Executable file → Normal file

0

src/mainboard/amd/torpedo/Oem.h Executable file → Normal file

0

src/mainboard/amd/torpedo/OptionsIds.h Executable file → Normal file

0

src/mainboard/amd/torpedo/PlatformGnbPcie.c Executable file → Normal file

0

src/mainboard/amd/torpedo/PlatformGnbPcieComplex.h Executable file → Normal file

0

src/mainboard/amd/torpedo/acpi_tables.c Executable file → Normal file

0

src/mainboard/amd/torpedo/agesawrapper.c Executable file → Normal file

0

src/mainboard/amd/torpedo/agesawrapper.h Executable file → Normal file

0

src/mainboard/amd/torpedo/buildOpts.c Executable file → Normal file

0

src/mainboard/amd/torpedo/chip.h Executable file → Normal file

0

src/mainboard/amd/torpedo/dimmSpd.c Executable file → Normal file

0

src/mainboard/amd/torpedo/dimmSpd.h Executable file → Normal file

0

src/mainboard/amd/torpedo/fadt.c Executable file → Normal file

0

src/mainboard/amd/torpedo/get_bus_conf.c Executable file → Normal file

0

src/mainboard/amd/torpedo/gpio.c Executable file → Normal file

0

src/mainboard/amd/torpedo/gpio.h Executable file → Normal file

0

src/mainboard/amd/torpedo/irq_tables.c Executable file → Normal file

0

src/mainboard/amd/torpedo/mainboard.c Executable file → Normal file

0

src/mainboard/amd/torpedo/mptable.c Executable file → Normal file

0

src/mainboard/amd/torpedo/pmio.c Executable file → Normal file

0

src/mainboard/amd/torpedo/pmio.h Executable file → Normal file

0

src/mainboard/amd/torpedo/reset.c Executable file → Normal file

0

src/mainboard/amd/torpedo/romstage.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/BiosCallOuts.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/BiosCallOuts.h Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/OptionsIds.h Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/acpi_tables.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/agesawrapper.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/agesawrapper.h Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/buildOpts.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/chip.h Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/dimmSpd.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/fadt.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/get_bus_conf.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/irq_tables.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/mainboard.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/mptable.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/platform_oem.c Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/platform_oem.h Executable file → Normal file

0

src/mainboard/supermicro/h8qgi/romstage.c Executable file → Normal file

0

src/mainboard/supermicro/h8scm_fam10/mainboard.c Executable file → Normal file

0

src/mainboard/supermicro/h8scm_fam10/romstage.c Executable file → Normal file

0

src/northbridge/amd/agesa/family10/amdfam10.h Executable file → Normal file

0

src/northbridge/amd/agesa/family10/bootblock.c Executable file → Normal file

0

src/northbridge/amd/agesa/family10/chip.h Executable file → Normal file

0

src/northbridge/amd/agesa/family10/northbridge.c Executable file → Normal file

0

src/northbridge/amd/agesa/family10/northbridge.h Executable file → Normal file

0

src/northbridge/amd/agesa/family10/reset_test.h Executable file → Normal file

0

src/northbridge/amd/agesa/family10/root_complex/chip.h Executable file → Normal file

0

src/northbridge/amd/agesa/family12/amdfam12_conf.c Executable file → Normal file

0

src/northbridge/amd/agesa/family12/bootblock.c Executable file → Normal file

0

src/northbridge/amd/agesa/family12/chip.h Executable file → Normal file

0

src/northbridge/amd/agesa/family12/northbridge.c Executable file → Normal file

0

src/northbridge/amd/agesa/family12/northbridge.h Executable file → Normal file

0

src/northbridge/amd/agesa/family12/root_complex/chip.h Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/Amd.h Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/AmdSbLib.h Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/SbEarly.h Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/SbPlatform.h Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/bootblock.c Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/cbtypes.h Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/chip.h Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/chip_name.c Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/early.c Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/late.c Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/lpc.c Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/lpc.h Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/smbus.c Executable file → Normal file

0

src/southbridge/amd/cimx/sb900/smbus.h Executable file → Normal file

0

src/southbridge/amd/sb700/early_setup.c Executable file → Normal file

0

src/southbridge/amd/sb700/pmio.c Executable file → Normal file

0

src/southbridge/amd/sb700/pmio.h Executable file → Normal file

0

src/southbridge/amd/sb700/reset.c Executable file → Normal file

0

src/southbridge/amd/sb700/sata.c Executable file → Normal file

0

src/southbridge/amd/sb700/sb700.h Executable file → Normal file

0

src/southbridge/amd/sb700/sm.c Executable file → Normal file

0

src/southbridge/amd/sb700/smbus.c Executable file → Normal file

0

src/southbridge/amd/sb700/smbus.h Executable file → Normal file

0

src/southbridge/amd/sb700/usb.c Executable file → Normal file

0

src/southbridge/amd/sr5650/cmn.h Executable file → Normal file

0

src/southbridge/amd/sr5650/early_setup.c Executable file → Normal file

0

src/southbridge/amd/sr5650/pcie.c Executable file → Normal file

0

src/southbridge/amd/sr5650/sr5650.c Executable file → Normal file

0

src/southbridge/amd/sr5650/sr5650.h Executable file → Normal file

0

src/superio/fintek/f71859/chip.h Executable file → Normal file

0

src/superio/fintek/f71859/early_serial.c Executable file → Normal file

Some files were not shown because too many files have changed in this diff Show More