Move gpio.h to gpio.c on sandy and ivy.
Change-Id: Ic9d8c2a4e5125eca20eb692ac7ed070fda6cbe32 Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: https://review.coreboot.org/13657 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
committed by
Martin Roth
parent
ffbb3c0b8a
commit
613d3ad208
@@ -27,3 +27,4 @@ $(SPD_BIN):
|
||||
cbfs-files-y += spd.bin
|
||||
spd.bin-file := $(SPD_BIN)
|
||||
spd.bin-type := spd
|
||||
romstage-y += gpio.c
|
||||
|
@@ -32,12 +32,10 @@
|
||||
#include <northbridge/intel/sandybridge/sandybridge.h>
|
||||
#include <northbridge/intel/sandybridge/raminit.h>
|
||||
#include <southbridge/intel/bd82x6x/pch.h>
|
||||
#include <southbridge/intel/bd82x6x/gpio.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <cpu/x86/msr.h>
|
||||
#include <halt.h>
|
||||
#include "option_table.h"
|
||||
#include "gpio.h"
|
||||
#if CONFIG_DRIVERS_UART_8250IO
|
||||
#include <superio/smsc/lpc47n207/lpc47n207.h>
|
||||
#endif
|
||||
|
@@ -15,3 +15,4 @@
|
||||
|
||||
romstage-y += chromeos.c
|
||||
ramstage-y += chromeos.c
|
||||
romstage-y += gpio.c
|
||||
|
@@ -32,12 +32,10 @@
|
||||
#include <northbridge/intel/sandybridge/sandybridge.h>
|
||||
#include <northbridge/intel/sandybridge/raminit.h>
|
||||
#include <southbridge/intel/bd82x6x/pch.h>
|
||||
#include <southbridge/intel/bd82x6x/gpio.h>
|
||||
#include <arch/cpu.h>
|
||||
#include <cpu/x86/msr.h>
|
||||
#include <halt.h>
|
||||
#include <tpm.h>
|
||||
#include "gpio.h"
|
||||
#if CONFIG_DRIVERS_UART_8250IO
|
||||
#include <superio/smsc/lpc47n207/lpc47n207.h>
|
||||
#endif
|
||||
|
Reference in New Issue
Block a user