mb/amd/chausie/devicetree: update PCI root ports
Only enable the PCIe root ports that have corresponding DXIO descriptors and also update the comments to have them match the actual hardware configuration. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I378c620abb6e52de680669b6edd228874153e399 Reviewed-on: https://review.coreboot.org/c/coreboot/+/63162 Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
		@@ -28,12 +28,9 @@ chip soc/amd/sabrina
 | 
			
		||||
 | 
			
		||||
	device domain 0 on
 | 
			
		||||
		device ref iommu on end
 | 
			
		||||
		device ref gpp_bridge_0 on end # NVMe
 | 
			
		||||
		device ref gpp_bridge_1 on end
 | 
			
		||||
		device ref gpp_bridge_2 on end # WWAN
 | 
			
		||||
		device ref gpp_bridge_3 on end # LAN
 | 
			
		||||
		device ref gpp_bridge_4 on end # WLAN
 | 
			
		||||
		device ref gpp_bridge_5 on end
 | 
			
		||||
		device ref gpp_bridge_0 on end # GBE
 | 
			
		||||
		device ref gpp_bridge_1 on end # WIFI
 | 
			
		||||
		device ref gpp_bridge_2 on end # NVMe SSD
 | 
			
		||||
		device ref gpp_bridge_a on  # Internal GPP Bridge 0 to Bus A
 | 
			
		||||
			device ref gfx on end # Internal GPU (GFX)
 | 
			
		||||
			device ref gfx_hda on end # Display HD Audio Controller (GFXAZ)
 | 
			
		||||
 
 | 
			
		||||
		Reference in New Issue
	
	Block a user