sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

libpayload arm64: Add library helpers

Browse Source 
Add library helpers to access standard arm64 registers. This library also
provides functions to directly read/write register based on current el. So, rest
of the code doesnt need to keep checking the el and call appropriate function
based on that.

BUG=chrome-os-partner:31634
BRANCH=None
TEST=Libpayload and depthcharge compile successfully for ryu

Change-Id: Ibc0ca49f158362d4b7ab2045bf0fbd58ada79360
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 2ca6da580cb51b4c23abdaf04fee2785e5780510
Original-Change-Id: I9b63e04aa26a98bbeb34fdef634776d49454ca8d
Original-Signed-off-by: Furquan Shaikh <furquan@google.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/214575
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Tested-by: Furquan Shaikh <furquan@chromium.org>
Original-Commit-Queue: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: http://review.coreboot.org/8784
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Furquan Shaikh
2014-08-27 12:16:16 -07:00
committed by Patrick Georgi
parent 3b1ee0387c
commit 635b45d608
11 changed files with 1888 additions and 131 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
payloads/libpayload/arch/arm64/cache.c
View File

@@ -34,6 +34,7 @@
#include <stdint.h>
#include <arch/cache.h>
#include <arch/lib_helpers.h>
void tlb_invalidate_all(void)
{
@@ -60,7 +61,7 @@ unsigned int dcache_line_bytes(void)
if (line_bytes)
return line_bytes;
ccsidr = read_ccsidr();
ccsidr = raw_read_ccsidr_el1();
/* [2:0] - Indicates (Log2(number of words in cache line)) - 2 */
line_bytes = 1 << ((ccsidr & 0x7) + 2); /* words per line */
line_bytes *= sizeof(unsigned int); /* bytes per word */
@@ -126,18 +127,18 @@ void dcache_mmu_disable(void)
uint32_t sctlr;
dcache_clean_invalidate_all();
sctlr = read_sctlr_el3();
sctlr = raw_read_sctlr_el3();
sctlr &= ~(SCTLR_C | SCTLR_M);
write_sctlr_el3(sctlr);
raw_write_sctlr_el3(sctlr);
}
void dcache_mmu_enable(void)
{
uint32_t sctlr;
sctlr = read_sctlr_el3();
sctlr = raw_read_sctlr_el3();
sctlr |= SCTLR_C | SCTLR_M;
write_sctlr_el3(sctlr);
raw_write_sctlr_el3(sctlr);
}
void cache_sync_instructions(void)