northbridge/intel/i82830: Unify UDELAY selection
Instead of manually including udelay_io.c in each romstage, select UDELAY_IO for all i830 boards in the chipset. Change-Id: I0a63ddd3c5e43ea65f776385f54eceb6569751ac Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-on: https://review.coreboot.org/13783 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
committed by
Martin Roth
parent
2d987fe0fb
commit
63db6142b6
@ -7,7 +7,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
|
|||||||
select SOUTHBRIDGE_INTEL_I82801DX
|
select SOUTHBRIDGE_INTEL_I82801DX
|
||||||
select SUPERIO_SMSC_SMSCSUPERIO
|
select SUPERIO_SMSC_SMSCSUPERIO
|
||||||
select HAVE_PIRQ_TABLE
|
select HAVE_PIRQ_TABLE
|
||||||
select UDELAY_TSC
|
|
||||||
select BOARD_ROMSIZE_KB_1024
|
select BOARD_ROMSIZE_KB_1024
|
||||||
|
|
||||||
config MAINBOARD_DIR
|
config MAINBOARD_DIR
|
||||||
|
@ -14,6 +14,8 @@
|
|||||||
* GNU General Public License for more details.
|
* GNU General Public License for more details.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
|
#include <delay.h>
|
||||||
|
|
||||||
#define PME_DEV PNP_DEV(0x2e, 0x0a)
|
#define PME_DEV PNP_DEV(0x2e, 0x0a)
|
||||||
#define PME_IO_BASE_ADDR 0x800 /* Runtime register base address */
|
#define PME_IO_BASE_ADDR 0x800 /* Runtime register base address */
|
||||||
#define ICH_IO_BASE_ADDR 0x00000500 /* GPIO base address register */
|
#define ICH_IO_BASE_ADDR 0x00000500 /* GPIO base address register */
|
||||||
|
@ -19,7 +19,6 @@
|
|||||||
#include <device/pci_def.h>
|
#include <device/pci_def.h>
|
||||||
#include <arch/io.h>
|
#include <arch/io.h>
|
||||||
#include <device/pnp_def.h>
|
#include <device/pnp_def.h>
|
||||||
#include "drivers/pc80/udelay_io.c"
|
|
||||||
#include <console/console.h>
|
#include <console/console.h>
|
||||||
#include <lib.h>
|
#include <lib.h>
|
||||||
#include <superio/smsc/smscsuperio/smscsuperio.h>
|
#include <superio/smsc/smscsuperio/smscsuperio.h>
|
||||||
|
@ -7,7 +7,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
|
|||||||
select SOUTHBRIDGE_INTEL_I82801DX
|
select SOUTHBRIDGE_INTEL_I82801DX
|
||||||
select SUPERIO_SMSC_SMSCSUPERIO
|
select SUPERIO_SMSC_SMSCSUPERIO
|
||||||
select HAVE_PIRQ_TABLE
|
select HAVE_PIRQ_TABLE
|
||||||
select UDELAY_TSC
|
|
||||||
select BOARD_ROMSIZE_KB_512
|
select BOARD_ROMSIZE_KB_512
|
||||||
select INTEL_INT15
|
select INTEL_INT15
|
||||||
|
|
||||||
|
@ -14,6 +14,8 @@
|
|||||||
* GNU General Public License for more details.
|
* GNU General Public License for more details.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
|
#include <delay.h>
|
||||||
|
|
||||||
#define PME_DEV PNP_DEV(0x2e, 0x0a)
|
#define PME_DEV PNP_DEV(0x2e, 0x0a)
|
||||||
#define PME_IO_BASE_ADDR 0x800 /* Runtime register base address */
|
#define PME_IO_BASE_ADDR 0x800 /* Runtime register base address */
|
||||||
#define ICH_IO_BASE_ADDR 0x00000500 /* GPIO base address register */
|
#define ICH_IO_BASE_ADDR 0x00000500 /* GPIO base address register */
|
||||||
|
@ -19,7 +19,6 @@
|
|||||||
#include <device/pci_def.h>
|
#include <device/pci_def.h>
|
||||||
#include <arch/io.h>
|
#include <arch/io.h>
|
||||||
#include <device/pnp_def.h>
|
#include <device/pnp_def.h>
|
||||||
#include "drivers/pc80/udelay_io.c"
|
|
||||||
#include <console/console.h>
|
#include <console/console.h>
|
||||||
#include <lib.h>
|
#include <lib.h>
|
||||||
#include <superio/smsc/smscsuperio/smscsuperio.h>
|
#include <superio/smsc/smscsuperio/smscsuperio.h>
|
||||||
|
@ -2,6 +2,7 @@ config NORTHBRIDGE_INTEL_I82830
|
|||||||
bool
|
bool
|
||||||
select HAVE_DEBUG_RAM_SETUP
|
select HAVE_DEBUG_RAM_SETUP
|
||||||
select LATE_CBMEM_INIT
|
select LATE_CBMEM_INIT
|
||||||
|
select UDELAY_IO
|
||||||
|
|
||||||
choice
|
choice
|
||||||
prompt "Onboard graphics"
|
prompt "Onboard graphics"
|
||||||
|
Reference in New Issue
Block a user