sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

baytrail: add ccu iosf access functions

Browse Source 
The clock control unit needs to be accessed to configure
some of the devices properly. Therefore. provide a way
to access the CCU.

BUG=chrome-os-partner:23791
BRANCH=None
TEST=Built.

Change-Id: I30ed06e6aef81ee99c6d7ab3cbe8f83818b8dee5
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/175492
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: http://review.coreboot.org/4927
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
Aaron Durbin
2013-11-01 14:19:24 -05:00
committed by Aaron Durbin
parent 46ab8cdc68
commit 65ad521f8a
2 changed files with 32 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
src/soc/intel/baytrail/iosf.c
View File

@@ -154,3 +154,17 @@ void iosf_lpss_write(int reg, uint32_t val)
IOSF_PORT(IOSF_PORT_LPSS);
return iosf_write_port(cr, reg, val);
}
uint32_t iosf_ccu_read(int reg)
{
uint32_t cr = IOSF_OPCODE(IOSF_OP_READ_CCU) |
IOSF_PORT(IOSF_PORT_CCU);
return iosf_read_port(cr, reg);
}
void iosf_ccu_write(int reg, uint32_t val)
{
uint32_t cr = IOSF_OPCODE(IOSF_OP_WRITE_CCU) |
IOSF_PORT(IOSF_PORT_CCU);
return iosf_write_port(cr, reg, val);
}