sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix Alder Lake and Raptor Lake Device ID's

Browse Source 
- ADP_P_* -> RPP_S_* (got mixed up I guess)
- Remove duplicates of ADP_S_ESPI_*
- Add infix _ESPI_ to all ADP_S device ID's

Document: 619362

Change-Id: Ic18ecbd420fc598f0ef6e3cf38e987ac3ae6067e
Signed-off-by: Maximilian Brune <maximilian.brune@9elements.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/66629
Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Maximilian Brune
2022-08-11 12:58:06 +02:00
committed by Tim Wawrzynczak
parent a0bc90e4ab
commit 667d0f8966
3 changed files with 126 additions and 145 deletions
Download Patch File Download Diff File Expand all files Collapse all files

102
src/include/device/pci_ids.h
View File

@@ -2976,57 +2976,57 @@
#define PCI_DID_INTEL_MCC_ESPI_3 0x4b06
#define PCI_DID_INTEL_MCC_ESPI_4 0x4b07
#define PCI_DID_INTEL_JSP_SUPER_ESPI 0x4d87
#define PCI_DID_INTEL_ADP_P_ESPI_0 0x7a00
#define PCI_DID_INTEL_ADP_P_ESPI_1 0x7a01
#define PCI_DID_INTEL_ADP_P_ESPI_2 0x7a02
#define PCI_DID_INTEL_ADP_P_ESPI_3 0x7a03
#define PCI_DID_INTEL_ADP_P_ESPI_4 0x7a04
#define PCI_DID_INTEL_ADP_P_ESPI_5 0x7a05
#define PCI_DID_INTEL_ADP_P_ESPI_6 0x7a06
#define PCI_DID_INTEL_ADP_P_ESPI_7 0x7a07
#define PCI_DID_INTEL_ADP_P_ESPI_8 0x7a08
#define PCI_DID_INTEL_ADP_P_ESPI_9 0x7a09
#define PCI_DID_INTEL_ADP_P_ESPI_10 0x7a0a
#define PCI_DID_INTEL_ADP_P_ESPI_11 0x7a0b
#define PCI_DID_INTEL_ADP_P_ESPI_12 0x7a0c
#define PCI_DID_INTEL_ADP_P_ESPI_13 0x7a0d
#define PCI_DID_INTEL_ADP_P_ESPI_14 0x7a0e
#define PCI_DID_INTEL_ADP_P_ESPI_15 0x7a0f
#define PCI_DID_INTEL_ADP_P_ESPI_16 0x7a10
#define PCI_DID_INTEL_ADP_P_ESPI_17 0x7a11
#define PCI_DID_INTEL_ADP_P_ESPI_18 0x7a12
#define PCI_DID_INTEL_ADP_P_ESPI_19 0x7a13
#define PCI_DID_INTEL_ADP_P_ESPI_20 0x7a14
#define PCI_DID_INTEL_ADP_P_ESPI_21 0x7a15
#define PCI_DID_INTEL_ADP_P_ESPI_22 0x7a16
#define PCI_DID_INTEL_ADP_P_ESPI_23 0x7a17
#define PCI_DID_INTEL_ADP_P_ESPI_24 0x7a18
#define PCI_DID_INTEL_ADP_P_ESPI_25 0x7a19
#define PCI_DID_INTEL_ADP_P_ESPI_26 0x7a1a
#define PCI_DID_INTEL_ADP_P_ESPI_27 0x7a1b
#define PCI_DID_INTEL_ADP_P_ESPI_28 0x7a1c
#define PCI_DID_INTEL_ADP_P_ESPI_29 0x7a1d
#define PCI_DID_INTEL_ADP_P_ESPI_30 0x7a1e
#define PCI_DID_INTEL_ADP_P_ESPI_31 0x7a1f
#define PCI_DID_INTEL_RPP_S_ESPI_0 0x7a00
#define PCI_DID_INTEL_RPP_S_ESPI_1 0x7a01
#define PCI_DID_INTEL_RPP_S_ESPI_2 0x7a02
#define PCI_DID_INTEL_RPP_S_ESPI_3 0x7a03
#define PCI_DID_INTEL_RPP_S_ESPI_4 0x7a04
#define PCI_DID_INTEL_RPP_S_ESPI_5 0x7a05
#define PCI_DID_INTEL_RPP_S_ESPI_6 0x7a06
#define PCI_DID_INTEL_RPP_S_ESPI_7 0x7a07
#define PCI_DID_INTEL_RPP_S_ESPI_8 0x7a08
#define PCI_DID_INTEL_RPP_S_ESPI_9 0x7a09
#define PCI_DID_INTEL_RPP_S_ESPI_10 0x7a0a
#define PCI_DID_INTEL_RPP_S_ESPI_11 0x7a0b
#define PCI_DID_INTEL_RPP_S_ESPI_HM770 0x7a0c
#define PCI_DID_INTEL_RPP_S_ESPI_WM790 0x7a0d
#define PCI_DID_INTEL_RPP_S_ESPI_14 0x7a0e
#define PCI_DID_INTEL_RPP_S_ESPI_15 0x7a0f
#define PCI_DID_INTEL_RPP_S_ESPI_16 0x7a10
#define PCI_DID_INTEL_RPP_S_ESPI_17 0x7a11
#define PCI_DID_INTEL_RPP_S_ESPI_18 0x7a12
#define PCI_DID_INTEL_RPP_S_ESPI_19 0x7a13
#define PCI_DID_INTEL_RPP_S_ESPI_20 0x7a14
#define PCI_DID_INTEL_RPP_S_ESPI_21 0x7a15
#define PCI_DID_INTEL_RPP_S_ESPI_22 0x7a16
#define PCI_DID_INTEL_RPP_S_ESPI_23 0x7a17
#define PCI_DID_INTEL_RPP_S_ESPI_24 0x7a18
#define PCI_DID_INTEL_RPP_S_ESPI_25 0x7a19
#define PCI_DID_INTEL_RPP_S_ESPI_26 0x7a1a
#define PCI_DID_INTEL_RPP_S_ESPI_27 0x7a1b
#define PCI_DID_INTEL_RPP_S_ESPI_28 0x7a1c
#define PCI_DID_INTEL_RPP_S_ESPI_29 0x7a1d
#define PCI_DID_INTEL_RPP_S_ESPI_30 0x7a1e
#define PCI_DID_INTEL_RPP_S_ESPI_31 0x7a1f
#define PCI_DID_INTEL_ADP_S_ESPI_0 0x7a80
#define PCI_DID_INTEL_ADP_S_ESPI_1 0x7a81
#define PCI_DID_INTEL_ADP_S_ESPI_2 0x7a82
#define PCI_DID_INTEL_ADP_S_ESPI_3 0x7a83
#define PCI_DID_INTEL_ADP_S_ESPI_4 0x7a84
#define PCI_DID_INTEL_ADP_S_ESPI_5 0x7a85
#define PCI_DID_INTEL_ADP_S_ESPI_6 0x7a86
#define PCI_DID_INTEL_ADP_S_ESPI_7 0x7a87
#define PCI_DID_INTEL_ADP_S_ESPI_8 0x7a88
#define PCI_DID_INTEL_ADP_S_ESPI_Q670 0x7a83
#define PCI_DID_INTEL_ADP_S_ESPI_Z690 0x7a84
#define PCI_DID_INTEL_ADP_S_ESPI_H670 0x7a85
#define PCI_DID_INTEL_ADP_S_ESPI_B660 0x7a86
#define PCI_DID_INTEL_ADP_S_ESPI_H610 0x7a87
#define PCI_DID_INTEL_ADP_S_ESPI_W680 0x7a88
#define PCI_DID_INTEL_ADP_S_ESPI_9 0x7a89
#define PCI_DID_INTEL_ADP_S_ESPI_10 0x7a8a
#define PCI_DID_INTEL_ADP_S_ESPI_W685 0x7a8a
#define PCI_DID_INTEL_ADP_S_ESPI_11 0x7a8b
#define PCI_DID_INTEL_ADP_S_ESPI_12 0x7a8c
#define PCI_DID_INTEL_ADP_S_ESPI_13 0x7a8d
#define PCI_DID_INTEL_ADP_S_ESPI_HM670 0x7a8c
#define PCI_DID_INTEL_ADP_S_ESPI_WM690 0x7a8d
#define PCI_DID_INTEL_ADP_S_ESPI_14 0x7a8e
#define PCI_DID_INTEL_ADP_S_ESPI_15 0x7a8f
#define PCI_DID_INTEL_ADP_S_ESPI_16 0x7a90
#define PCI_DID_INTEL_ADP_S_ESPI_17 0x7a91
#define PCI_DID_INTEL_ADP_S_ESPI_18 0x7a92
#define PCI_DID_INTEL_ADP_S_ESPI_R680E 0x7a90
#define PCI_DID_INTEL_ADP_S_ESPI_Q670E 0x7a91
#define PCI_DID_INTEL_ADP_S_ESPI_H610E 0x7a92
#define PCI_DID_INTEL_ADP_S_ESPI_19 0x7a93
#define PCI_DID_INTEL_ADP_S_ESPI_20 0x7a94
#define PCI_DID_INTEL_ADP_S_ESPI_21 0x7a95
@@ -3040,20 +3040,6 @@
#define PCI_DID_INTEL_ADP_S_ESPI_29 0x7a9d
#define PCI_DID_INTEL_ADP_S_ESPI_30 0x7a9e
#define PCI_DID_INTEL_ADP_S_ESPI_31 0x7a9f
#define PCI_DID_INTEL_ADP_S_ESPI_H610E 0x7a92
#define PCI_DID_INTEL_ADP_S_ESPI_Q670E 0x7a91
#define PCI_DID_INTEL_ADP_S_ESPI_R680E 0x7a90
#define PCI_DID_INTEL_ADP_S_H610 0x7a87
#define PCI_DID_INTEL_ADP_S_B660 0x7a86
#define PCI_DID_INTEL_ADP_S_H670 0x7a85
#define PCI_DID_INTEL_ADP_S_Q670 0x7a83
#define PCI_DID_INTEL_ADP_S_Z690 0x7a84
#define PCI_DID_INTEL_ADP_S_W680 0x7a88
#define PCI_DID_INTEL_ADP_S_W685 0x7a8a
#define PCI_DID_INTEL_ADP_S_WM690 0x7a8d
#define PCI_DID_INTEL_ADP_S_HM670 0x7a8c
#define PCI_DID_INTEL_ADP_S_WM790 0x7a0d
#define PCI_DID_INTEL_ADP_S_HM770 0x7a0c
#define PCI_DID_INTEL_ADP_M_N_ESPI_0 0x5480
#define PCI_DID_INTEL_ADP_M_N_ESPI_1 0x5481
#define PCI_DID_INTEL_ADP_M_N_ESPI_2 0x5482