sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/common: Fix spacing issues

Browse Source 
Fix the following errors detected by checkpatch.pl:

ERROR: spaces required around that '=' (ctx:VxV)
ERROR: spaces required around that ':' (ctx:VxW)
ERROR: space required after that ',' (ctx:VxV)
ERROR: space required before the open parenthesis '('
ERROR: switch and case should be at the same indent
ERROR: "foo ** bar" should be "foo **bar"

TEST=Build and run on Galileo Gen2

Change-Id: I52ba2a3c1e0fffad7145eecd878aba8dc450ac0b
Signed-off-by: Lee Leahy <Leroy.P.Leahy@intel.com>
Reviewed-on: https://review.coreboot.org/18755
Tested-by: build bot (Jenkins)
Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
This commit is contained in:
Lee Leahy
2017-03-10 13:42:34 -08:00
committed by Martin Roth
parent 42e605be19
commit 68ab0b5d1f
5 changed files with 43 additions and 43 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/soc/intel/common/acpi/acpi.c
View File

@@ -273,8 +273,8 @@ void generate_cpu_entries(device_t device)
printk(BIOS_DEBUG, "Found %d CPU(s) with %d core(s) each.\n", printk(BIOS_DEBUG, "Found %d CPU(s) with %d core(s) each.\n",
numcpus, cores_per_package); numcpus, cores_per_package);
for (cpu_id=0; cpu_id < numcpus; cpu_id++) { for (cpu_id = 0; cpu_id < numcpus; cpu_id++) {
for (core_id=0; core_id < cores_per_package; core_id++) { for (core_id = 0; core_id < cores_per_package; core_id++) {
if (core_id > 0) { if (core_id > 0) {
pcontrol_blk = 0; pcontrol_blk = 0;
plen = 0; plen = 0;

2
src/soc/intel/common/block/cse/cse.c
View File

@@ -323,7 +323,7 @@ heci_send(const void *msg, size_t len, uint8_t host_addr, uint8_t client_addr)
hdr |= client_addr << MEI_HDR_CSE_ADDR_START; hdr |= client_addr << MEI_HDR_CSE_ADDR_START;
hdr |= host_addr << MEI_HDR_HOST_ADDR_START; hdr |= host_addr << MEI_HDR_HOST_ADDR_START;
hdr |= (MIN(max_length, remaining) == remaining) ? hdr |= (MIN(max_length, remaining) == remaining) ?
MEI_HDR_IS_COMPLETE: 0; MEI_HDR_IS_COMPLETE : 0;
sent = send_one_message(hdr, p); sent = send_one_message(hdr, p);
p += sent; p += sent;
remaining -= sent; remaining -= sent;

4
src/soc/intel/common/hda_verb.c
View File

@@ -172,9 +172,9 @@ static int hda_wait_for_valid(u8 *base)
*/ */
static u32 hda_find_verb(u32 verb_table_bytes, static u32 hda_find_verb(u32 verb_table_bytes,
const u32 *verb_table_data, const u32 *verb_table_data,
u32 viddid, const u32 ** verb) u32 viddid, const u32 **verb)
{ {
int idx=0; int idx = 0;
while (idx < (verb_table_bytes / sizeof(u32))) { while (idx < (verb_table_bytes / sizeof(u32))) {
u32 verb_size = 4 * verb_table_data[idx+2]; // in u32 u32 verb_size = 4 * verb_table_data[idx+2]; // in u32

12
src/soc/intel/common/lpss_i2c.h
View File

@@ -65,12 +65,12 @@ struct lpss_i2c_bus_config {
struct lpss_i2c_speed_config speed_config[LPSS_I2C_SPEED_CONFIG_COUNT]; struct lpss_i2c_speed_config speed_config[LPSS_I2C_SPEED_CONFIG_COUNT];
}; };
#define LPSS_I2C_SPEED_CONFIG(speedval,lcnt,hcnt,hold) \ #define LPSS_I2C_SPEED_CONFIG(speedval, lcnt, hcnt, hold) \
{ \ { \
.speed = I2C_SPEED_ ## speedval, \ .speed = I2C_SPEED_ ## speedval, \
.scl_lcnt = (lcnt), \ .scl_lcnt = (lcnt), \
.scl_hcnt = (hcnt), \ .scl_hcnt = (hcnt), \
.sda_hold = (hold), \ .sda_hold = (hold), \
} }
/* /*

64
src/soc/intel/common/smihandler.c
View File

@@ -388,21 +388,21 @@ static uint64_t em64t100_smm_save_state_get_reg(void *state, enum smm_reg reg)
uintptr_t value = 0; uintptr_t value = 0;
em64t100_smm_state_save_area_t *smm_state = state; em64t100_smm_state_save_area_t *smm_state = state;
switch(reg) { switch (reg) {
case RAX: case RAX:
value = smm_state->rax; value = smm_state->rax;
break; break;
case RBX: case RBX:
value = smm_state->rbx; value = smm_state->rbx;
break; break;
case RCX: case RCX:
value = smm_state->rcx; value = smm_state->rcx;
break; break;
case RDX: case RDX:
value = smm_state->rdx; value = smm_state->rdx;
break; break;
default: default:
break; break;
} }
return value; return value;
} }
@@ -410,7 +410,7 @@ static uint64_t em64t100_smm_save_state_get_reg(void *state, enum smm_reg reg)
static void em64t100_smm_save_state_set_reg(void *state, enum smm_reg reg, uint64_t val) static void em64t100_smm_save_state_set_reg(void *state, enum smm_reg reg, uint64_t val)
{ {
em64t100_smm_state_save_area_t *smm_state = state; em64t100_smm_state_save_area_t *smm_state = state;
switch(reg) { switch (reg) {
case RAX: case RAX:
smm_state->rax = val; smm_state->rax = val;
break; break;
@@ -439,21 +439,21 @@ static uint64_t em64t101_smm_save_state_get_reg(void *state, enum smm_reg reg)
uintptr_t value = 0; uintptr_t value = 0;
em64t101_smm_state_save_area_t *smm_state = state; em64t101_smm_state_save_area_t *smm_state = state;
switch(reg) { switch (reg) {
case RAX: case RAX:
value = smm_state->rax; value = smm_state->rax;
break; break;
case RBX: case RBX:
value = smm_state->rbx; value = smm_state->rbx;
break; break;
case RCX: case RCX:
value = smm_state->rcx; value = smm_state->rcx;
break; break;
case RDX: case RDX:
value = smm_state->rdx; value = smm_state->rdx;
break; break;
default: default:
break; break;
} }
return value; return value;
} }
@@ -461,7 +461,7 @@ static uint64_t em64t101_smm_save_state_get_reg(void *state, enum smm_reg reg)
static void em64t101_smm_save_state_set_reg(void *state, enum smm_reg reg, uint64_t val) static void em64t101_smm_save_state_set_reg(void *state, enum smm_reg reg, uint64_t val)
{ {
em64t101_smm_state_save_area_t *smm_state = state; em64t101_smm_state_save_area_t *smm_state = state;
switch(reg) { switch (reg) {
case RAX: case RAX:
smm_state->rax = val; smm_state->rax = val;
break; break;