sravan/system76-coreboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel/fsp1_0/cache_as_ram.inc: Use tabs instead of white spaces

Browse Source 
Change-Id: I93cf734daefabe1f7cfaa5f49ba789ac04c8a635
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/30454
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
This commit is contained in:
Elyes HAOUAS
2018-12-27 09:42:58 +01:00
committed by Kyösti Mälkki
parent 2ea751a588
commit 6ece0adf8c
1 changed files with 43 additions and 43 deletions
Download Patch File Download Diff File Expand all files Collapse all files

86
src/drivers/intel/fsp1_0/cache_as_ram.inc
View File

@ -19,10 +19,10 @@
#include <cpu/x86/cache.h> #include <cpu/x86/cache.h>
#include <cpu/x86/post_code.h> #include <cpu/x86/post_code.h>
cmp $0, %eax cmp $0, %eax
je cache_as_ram je cache_as_ram
mov $0xa0, %eax mov $0xa0, %eax
jmp .Lhlt jmp .Lhlt
cache_as_ram: cache_as_ram:
post_code(0x20) post_code(0x20)
@ -31,75 +31,75 @@ cache_as_ram:
* Find the FSP binary in cbfs. * Find the FSP binary in cbfs.
* Make a fake stack that has the return value back to this code. * Make a fake stack that has the return value back to this code.
*/ */
lea fake_fsp_stack, %esp lea fake_fsp_stack, %esp
jmp find_fsp_bypass_prologue jmp find_fsp_bypass_prologue
find_fsp_ret: find_fsp_ret:
/* Save the FSP location */ /* Save the FSP location */
mov %eax, %ebp mov %eax, %ebp
cmp $CONFIG_FSP_LOC, %eax cmp $CONFIG_FSP_LOC, %eax
jae find_fsp_ok jae find_fsp_ok
mov $0xb0, %eax mov $0xb0, %eax
jmp .Lhlt jmp .Lhlt
find_fsp_ok: find_fsp_ok:
post_code(POST_FSP_TEMP_RAM_INIT) post_code(POST_FSP_TEMP_RAM_INIT)
/* Calculate entry into FSP */ /* Calculate entry into FSP */
mov 0x30(%ebp), %eax /* Load TempRamInitEntry */ mov 0x30(%ebp), %eax /* Load TempRamInitEntry */
add 0x1c(%ebp), %eax /* add in the offset for the FSP base address */ add 0x1c(%ebp), %eax /* add in the offset for the FSP base address */
/* /*
* Pass early init variables on a fake stack (no memory yet) * Pass early init variables on a fake stack (no memory yet)
* as well as the return location * as well as the return location
*/ */
lea CAR_init_stack, %esp lea CAR_init_stack, %esp
/* call FSP binary to setup temporary stack */ /* call FSP binary to setup temporary stack */
jmp *%eax jmp *%eax
CAR_init_done: CAR_init_done:
addl $4, %esp addl $4, %esp
cmp $0, %eax cmp $0, %eax
je car_init_ok je car_init_ok
add $0xc0, %eax add $0xc0, %eax
jmp .Lhlt jmp .Lhlt
car_init_ok: car_init_ok:
/* Save FSP_INFO_HEADER location in ebx */ /* Save FSP_INFO_HEADER location in ebx */
mov %ebp, %ebx mov %ebp, %ebx
/* /*
* set up bootloader stack * set up bootloader stack
* ecx: stack base * ecx: stack base
* edx: stack top * edx: stack top
*/ */
mov %edx, %esp mov %edx, %esp
movl %esp, %ebp movl %esp, %ebp
/* Clear the cbmem CAR memory region. */ /* Clear the cbmem CAR memory region. */
movl %ecx, %edi movl %ecx, %edi
movl %edx, %ecx movl %edx, %ecx
sub %edi, %ecx sub %edi, %ecx
shr $2, %ecx shr $2, %ecx
xorl %eax, %eax xorl %eax, %eax
rep stosl rep stosl
before_romstage: before_romstage:
post_code(0x23) post_code(0x23)
/* Call romstage.c main function. */ /* Call romstage.c main function. */
pushl %ebx /* main takes FSP_INFO_HEADER as its argument */ pushl %ebx /* main takes FSP_INFO_HEADER as its argument */
call main /* does not return */ call main /* does not return */
movb $0xB8, %ah movb $0xB8, %ah
jmp .Lhlt jmp .Lhlt
.Lhlt: .Lhlt:
#if IS_ENABLED(CONFIG_POST_IO) #if IS_ENABLED(CONFIG_POST_IO)
outb %al, $CONFIG_POST_IO_PORT outb %al, $CONFIG_POST_IO_PORT
#endif #endif
hlt hlt
jmp .Lhlt jmp .Lhlt
/* /*
* esp is set to this location so that the call into and return from the FSP * esp is set to this location so that the call into and return from the FSP
@ -107,17 +107,17 @@ before_romstage:
*/ */
.align 4 .align 4
fake_fsp_stack: fake_fsp_stack:
.long find_fsp_ret .long find_fsp_ret
CAR_init_params: CAR_init_params:
.long dummy_microcode .long dummy_microcode
.long 0 .long 0
.long CACHE_ROM_BASE /* Firmware Location */ .long CACHE_ROM_BASE /* Firmware Location */
.long CACHE_ROM_SIZE /* Total Firmware Length */ .long CACHE_ROM_SIZE /* Total Firmware Length */
CAR_init_stack: CAR_init_stack:
.long CAR_init_done .long CAR_init_done
.long CAR_init_params .long CAR_init_params
dummy_microcode: dummy_microcode:
.long 0 .long 0